

SMT8046

User Manual



Certificate Number FM 55022

Revision History

Date	Comments	Engineer	Version
02/06/03	First release	PSR	1.0
03/06/03	Photos updated	PSR	1.1
13/06/03	Source code removed as part of package	PSR	1.2
14/01/05	Cables part numbers updated	PSR	1.3

Table of Contents

Revision History	2
Table of Contents	3
Contacting Sundance.	4
Notes	4
Precautions	4
Outline description	5
Architecture.	6
Hardware involved	7
Hardware installation	7
Software applications.	
3L application	9
Pegasus application	9

Contacting Sundance.

You can contact Sundance for additional information by sending email to <u>support@sundance.com</u>.

Notes.

- SHB stands for **S**undance **H**igh-speed **B**us.
- CommPort denotes an 8-bit communication port following the TI C4x standards.

Precautions

In order to guarantee that Sundance's boards function correctly and to protect the module from damage, the following precautions should be taken:

- They are static sensitive products and should be handled accordingly. Always place the modules in a static protective bag during storage and transition.
- When operated in a closed environment make sure that the heat generated by the system is extracted e.g. a fan extracting heat or blowing cool air.

Outline description.

The *SMT8046* is a dual-C67xx based (floating point) module (*SMT374*) combined with a dual high-speed ADC/DAC module (*SMT370*).

SMT374 characteristics:

- \Rightarrow TMS320C6711/13 processor running at 225MHz
- \Rightarrow Six 20MB/s communication ports (comm.-ports)
- \Rightarrow 128MB of SDRAM (100MHz)
- \Rightarrow 8MByte Flash ROM for boot code and FPGA programming
- \Rightarrow High bandwidth data I/O via 2 Sundance High-speed Buses (SHB)
- \Rightarrow Global expansion connector
- \Rightarrow General Purpose I/O connector.

SMT370 characteristics:

- \Rightarrow Two 14-bit ADCs (<u>AD6645-105</u>) sampling at up to 105MHz,
- \Rightarrow Dual 16-bit TxDAC (<u>AD9777</u>) sampling at up to 400MHz (interpolation),
- \Rightarrow Two Sundance High-speed Bus (SHB) connectors,
- \Rightarrow Two 20 MegaByte/s communication ports,
- \Rightarrow Low-jitter on-board system clock,
- \Rightarrow Xilinx Virtex-II FPGA,
- \Rightarrow 50-Ohm terminated analogue inputs and outputs, external triggers and clocks via MMBX (Huber and Suhner) connectors,
- \Rightarrow User defined pins for external connections,
- \Rightarrow Compatible with a wide range of Sundance SHB modules,
- \Rightarrow TIM standard compatible,
- \Rightarrow Default FPGA firmware implementing all the functions described along this documentation.

The *SMT8046* is a demonstration software for the evaluation of the *SMT374* and *SMT370* modules. It can be used for prototyping 3G (3rd generation) systems and high-speed data acquisition system with or without digital processor. This document is an installation guide for the *SMT8046* demonstration system.

The *SMT8046* application gets the DSP on the *SMT374* to configure the DAC of the SMT370 to generate a continuous sine wave via a first SHB connection. DAC outputs are loop onto the ADCs inputs. The DSP grabs data from both channels and stores them into a file, which can be read by a Matlab application for data displaying and

FFT processing. Sampling clocks (100MHz for the ADCs and 400MSPS for the DAC) are generated by on-board clock synthesizers.

Architecture.

The following diagram shows the architecture of the SMT8046 system:



Hardware involved.

The SMT8046 is built around two main modules but also involves an other board and some cables to connect them and allow them to communicate with each other and to access the PC.

 $@ \Rightarrow 1x$ **SMT374**: Dual-C67xx-based module; to be plugged on site 1 of SMT310Q.

3 \Rightarrow 1x SMT370: Dual ADC/DAC module; to be plugged on site 2 of SMT310Q.

 $\circledast \Rightarrow 1x$ FMS cable (20cm): to connect T1C0 to T2C3 at the back of the SMT310Q.

(5) \Rightarrow 1x SHB cable (standard length): to connect SHBB on the *SMT374* to SHBB on the *SMT370*.

(SMT370). (SHB to SHB PCB): to connect SHBA (SMT374) to SHBA (SMT370).

 \bigcirc \Rightarrow 2x **MMBX to MMBX** cables to connect J10 to J12 and JJ9 to J13 on the *SMT370*, or one interconnecting pcb depending on stock.

In some shipments/orders, ⑤ and ⑥ are replaced by the <u>SMT596</u>, which is a dual SHB to SHB mezzanine PCB.

Hardware installation.

Here are the steps to follow to install the SMT8046 system.

1 – Place the SMT374 on TIM site 1 of the carrier board (SMT310Q).

2 – Place the SMT370 on TIM site 2 of the carrier board (SMT310Q).

3 - Make sure that the boards are firmly seated, then provide the 3.3V to the boards by screwing in the bolts and screws through one of the mounting holes on the *SMT374* and *SMT370*.

4 – Connect CommPort 0 of the *SMT374* to CommPort 3 of the *SMT370* (T1C0 to T2C3) via an FMS cable at the back of the *SMT310Q*.

5 – Connect SHBA on the SMT374 to SHBA on the SMT370 via the SMT516.

6 – Connect SHBB on the *SMT374* to SHBB on the *SMT370* via a standard SHB cable.

7 – Connect J10 to J12 and JJ9 to J13 on the SMT370.

8 – Place the carrier board in the host system.

In some shipments/orders 5 and 6 would consist in fitting the SMT596.



The following picture shows how connections are made at the top of the system:

The following picture shows the CommPort connection at the back of the SMT310Q. Note that the FMS are 'twisted', i.e. one end should be blue and the other should show silver pins.



Software applications.

3L application.

In a sub-folder labelled 3L, you will find a C (*Test.c*), a configuration (*Test.cfg*) and a make (*nmake*) files.

In a DOS prompt window, simply type *nmake* to generate the 3L application file, which can be loaded into the *SMT374* by using the 3L Server (3L Diamond needs to be installed first).

This application allows the user to execute simple commands such as configuring the DAC, the clock synthesizers, capturing data, etc.

Pegasus application.

The *SMT8046* is also provided with a Pegasus application (*Pegasus* folder), which shows the user the dynamic performance of the system.