

SMT361 SMT361A

User Manual



Certificate Number FM 55022

Revision History

Date	Comments	Engineer	Version
16/1/02	First rev, based on 335	GP	1.0.0
9/5/02	Drawing corrections and jumper function updates	GP	1.1.0
7/5/02	Memory mapping corrections, New firmware memory mapping, CCS problems	E.P	2.0
11/05/02	Additional warning concerning DMA support	E.P	2.1
03/01/03	Addition of IIOF paragraph. Update of mapping table	E.P	2.2
30/01/03	New firmware 1.8	J.V.	2.3
13/08/03	Firmware version display and update via the SMT6001 utility.	J.V.	2.5
	Comport notation updated and reference to support system added.		
26/08/03	Version updated at the top of each file	J.V.	2.6
26/09/03	SMT361A description added	J.V.	2.7

It is important that you use the correct version of the firmware; you should use the firmware provided with the latest SMT6001.

Sundance's support forum http://support.sundance.com/

Table of Contents

Revision History	2
Contacting Sundance	4
Notational Conventions	5
SMT361	5
C64xx	5
Register Descriptions	5
Outline Description	6
Block Diagram	7
Architecture Description	3
TMS320C64xx	Э
Boot Mode	9
EMIF Control Registers 10)
SDRAM 10)
FLASH 10)
Version control	1
Reprogramming the firmware and boot code1	1
Interrupts1 [·]	1
Communication ports1	1
SDB12	2
SDB Clock selection	2
Global bus12	2
LED Setting13	3
LED Register1	3
CONFIG & NMI	3
Timer1	3
IIOF interrupt1	3
Code Composer14	4
Application Development1	5
Operating Conditions	ô
Safety	5
EMC	5

General Requirements	16
Power Consumption	17
Connector Positions	17
Serial Ports & Other DSP I/O	18
FPGA and CPLD JTAG	18
Virtex Memory Map	19
SDB Pin-Out	21
Bibliography	22
Index	23

Contacting Sundance

You can contact Sundance for additional information log onto Sundance's support forum http://support.sundance.com/

Notational Conventions

SMT361

Throughout this document the term SMT361 will usually be used to refer to all processor variant including the SMT361A. It should be clear from the context when a distinction is being drawn between the types of module.

C64xx

The terms C64xx and TMS320C64xx will be used interchangeably throughout this document.

Register Descriptions

The format of registers is described using diagrams of the following form:

31–24 23–16		15–8	7–0
	OFLAGLEVEL		
R,0000000	RW,1000000	R,0000000	R,1000000

The digits at the top of the diagram indicate bit positions within the register and the central section names bits or bit fields. The bottom row describes what may be done to the field and its value after reset. Shaded fields are reserved and should only ever be written with zeroes.

- W Writeable by the CPU
- RW Readable and writeable by the CPU

Binary digits indicate the value of the field after reset.

Outline Description

The **SMT361** is a C64xx-based size 1 TIM offering the following features:

- □ SMT361: TMS320C64xx processor running at 600MHz
- □ Four 20MB/s communication ports (ComPorts)
- □ 32MB of SDRAM (150MHz)
- 2MByte Flash ROM for boot code and FPGA programming
- Global expansion connector
- □ High bandwidth data I/O via 2 Sundance Digital Buses (SDB).
- □ The **SMT361A** includes the same features with a TMS320C64xx processor running at 720MHz. All the external interface are running at 120MHz instead of 100MHz.

Block Diagram



Architecture Description

The SMT361 TIM consists of a Texas Instruments TMS320C64xx running at up to 600MHz whereas the SMT361A TIM consists of a Texas Instruments TMS320C64xx running at up to 720MHz. Modules are populated with 32MBytes of synchronous DRAM (SDRAM) which runs at 100 MHz for the SMT361 and 120MHz for the SMT361A.

A Field Programmable Gate Array (FPGA) is used to manage global bus accesses and implement four communication ports and two Sundance Digital Buses.

TMS320C64xx

The processor will run with zero wait states from internal SRAM.

An on-board crystal oscillator provides the clock used for the DSP which then multiplies this by 12 internally.

The TIM configuration feature is fully implemented. This provides a single opencollector line that can be held low until software configuration has been completed.

Boot Mode

The SMT361 is configured to use the following boot sequence each time it is taken out of reset:

- 1. The processor copies a bootstrap program from the first part of the flash memory into internal program RAM starting at address 0.
- 2. Execution starts at address 0.

The standard bootstrap supplied with the SMT361 then performs the following operations:

- 1. All relevant DSP internal registers are set to default values;
- 2. The FPGA is configured from data held in flash memory and sets up the communication ports, the global bus and the Sundance Digital Buses. This step must have been completed before data can be sent to the ComPort from external sources such as the host or other TIMs;
- 3. A C4x-style boot loader is executed. This will continually examine the four communication ports until data appears on one of them. The bootstrap will then load a program in boot format from that port; the loader will not read data arriving on other ports. See "Application Development" for details of the boot loader format;
- 4. Finally, control is passed to the loaded program.

The delay between the release of the board reset and the FPGA configuration is around 1s for a SMT361 (400MHz clock).

A typical time to wait after releasing the board reset should be in excess of this delay, but no damage will result if any of the I/Os are used before they are fully configured. In fact, the ComPort will just produce a not ready signal when data is attempted to be transferred during this time.

EMIF Control Registers

The C64xx has two external memory interfaces (EMIFs). One of these is 64 bits wide, the other 8 bits.

The DSP contains several registers that control the external memory interfaces (EMIFs). A full description of these registers can be found in the *C6x Peripherals Reference Guide[1]*.

The standard bootstrap will initialise these registers to use the following resources:

Memory space (EMIFA)	Resource	Address range
	Internal program memory (1Mbyte)	0x00000000 - 0x000FFFFF
CE0	SDRAM	0x80000000 - 0x81FFFFFF
CE1	Virtex	0x90000000 - 0x91FFFFFF

Memory space	Resource	Address range
(EMIFB)		
CE1	2Mbyte flash (1 st half)	0x64000000 – 0x640FFFFF
CE2	2Mbyte flash (2 nd half)	0x68000000 – 0x680FFFFF

SDRAM

Memory space CE0 is used to access 32MB of SDRAM over EMIFA. The SDRAM operates at EMIF clock speed. It is typically 100MHz for the SMT361 and 120MHz for the SMT361A.

FLASH

A 2MByte Flash ROM device is connected to the DSP EMIFB.

The ROM holds boot code for the DSP, configuration data for the FPGA, and optional user-defined code.

A software protection algorithm is in place to prevent programs accidentally altering the ROM's contents. Please contact Sundance for further information about reprogramming this device via the support forum.

Version control

Revision numbers for both the boot code and FPGA firmware are stored in the Flash ROM during programming as zero-terminated ASCII strings.

The SMT6001 utility is to be used to know the version of the boot code and the FPGA.

Reprogramming the firmware and boot code

The reprogramming is made using the SMT6001 utility. It comes with the latest firmware and boot code for the module and with a complete documentation on how to reprogram a module. It requires only the correct set-up for code composer (see code composer section).

To confirm that the programming has been successful you should use the Sundance Server to reset the board and execute the confidence test using SMTBoardInfo.

Interrupts

See general firmware description

Communication ports

The SMT361 provides 4 ComPorts. They are ComPorts 0, 1, 3 and 4.

ComPorts 2 and 5 are interconnected on the module to allow a bypass to the next module.

See general firmware description

SDB

The SMT361 provides two Sundance Digital Buses(SDB). They are numbered SDB0 for SDBA and SDB1 for SDBB . See general firmware description

SDB Clock selection

At any time you can change the speed of an SDB clock by altering SDBCLK.

Module	SDBCLK	Clock Speed
SMT361	0	50MHz
3111301	1	100MHz
SMT261A	0	60MHz
SIMI 30 IA	1	120MHz

Global bus

The SMT361 provides one global bus interface. See general firmware description

LED Setting

The SMT361 has 9 LEDs.

LED D6 always displays the state of the FPGA DONE pin. This LED is off when the FPGA is configured (DONE=1) and on when it is not configured (DONE=0).

This LED should go on when the board is first powered up and go off when the FPGA has been successfully programmed. If the LED does not light at power-on, check that you have the mounting pillars and screws fitted properly. If it stays on, the DSP is not booting correctly.

Four of the remaining LEDs can be controlled with the LED register. Writing 1 will illuminate the LED; writing 0 will turn it off.

LED Register

31–4	3	2	1	0
	LED D10	LED D9	LED D8	LED D7
	RW,0	RW,0	RW,0	RW,0

The four remaining LEDs (D2-5) are connected to the DSP's GPIO pins 12-15.

CONFIG & NMI

See general firmware description

Timer

See general firmware description

IIOF interrupt

The firmware can generate pulses on the external interrupt lines of the TIM.

See general firmware description

Code Composer

This module is fully compatible with the Code Composer Studio (CCS) debug environment. This extends to both the software and JTAG debugging hardware. You will require updating to version 2.2 or later.

The name of the C64xx CCS device driver is tixds6400.dvr for silicon revision 1.01 and tixds6400_11.dvr for silicon revision 1.1, and should be obtained from Texas Instruments. In case of difficulty please log onto Sundance's support forum http://support.sundance.com/

□ WARNING:

From the silicon errata <u>sprz011g.pdf</u> from Texas Instrument:

Revision(s) Affected: 1.03 and earlier

Details: The JTAG port does not work properly if non-C64x devices are in the scan chain with the C64x device.

Workaround: Place all C64x devices in a separate scan chain.

□ FIRST TIME DOWNLOAD

When you open CCS and want to download an application, after power up, you might get the following error message:

"Can't set breakpoint: Cannot set/verify breakpoint at 0x8C40" (the address might be different)

Workaround: Reset the board first with a server or you should infer a CPU Reset from Debug\reset CPU. Then you should run the processor.

You can then stop the processor and load your application

Application Development

You can develop code for SMT361 modules in several ways. The simplest is to use the Sundance SMT6000 Server Loader and its associated libraries.

The Server Loader is an application that runs on a host PC under either Windows 98 or NT and allows you to run COFF-format applications. Modified forms of the TI RTS library support standard C I/O.

The Server Loader will read a .out file and convert it into C4x-style boot code which is then transmitted down a ComPorts to the SMT361.

	Word ¹ 1	0 reserved			
6-word	Words 2, 3, 4	0, 0, 0			
header	Word 5	start address			
	Word 6	0			
	Word 1	4*N: Length of load block (in bytes) ²			
Load Block	Word 2	Destination address (external memory only)			
	Next N words	N data words			
0 or more Load Blocks					
Terminator	Word 1	0 ³			

The boot code is in the following format:

¹ A word is 32 bits

² The length of each data block will be rounded up to a multiple of 4 bytes if necessary.

³ Effectively a zero-length Load Block

Operating Conditions

Safety

The module presents no hazard to the user.

ЕМС

The module is designed to operate within an enclosed host system that provides adequate EMC shielding. Operation within the EU EMC guidelines is only guaranteed when the module is installed within an appropriate host system.

The module is protected from damage by fast voltage transients introduced along output cables from outside the host system.

Short-circuiting any output to ground does not cause the host PC system to lock up or reboot.

General Requirements

The module must be fixed to a TIM40-compliant carrier board.

The SMT361 TIM is in a range of modules that must be supplied with a 3.3v power source. In addition to the 5v supply specified in the TIM specification, these new generation modules require an additional 3.3v supply to be presented on the two diagonally-opposite TIM mounting holes. The lack of this 3.3v power supply should not damage the module, although it will obviously be inoperable; prolonged operation under these circumstances is not recommended.

This module is not directly compatible with earlier generations of TIM motherboards, although the 3.3v supply can be provided from a separate source. It is, however, compatible with the latest generation of Sundance TIM carrier boards such as the SMT320V4 and subsequent versions (PCI), and SMT328 (VME), which present the 3.3v via conductive mounting pillars.

Use of the TIM on SMT327 (cPCI) motherboards may require a firmware upgrade. If LED D6 on the SMT361 remains illuminated once the TIM is plugged in and powered up, the SMT327 needs the upgrade. The latest firmware is supplied with all new boards shipped. Please contact Sundance directly if you have an older board and need the upgrade.

A SMT320V3 motherboard can be used providing a SMT361 TIM is not located in the first slot; putting one there prevents the SMT320V3 from coming out of reset. Any other type of TIM must be placed in the first slot of this motherboard to ensure correct operation.

The external ambient temperature must remain between 0°C and 40°C, and the relative humidity must not exceed 95% (non-condensing).

Power Consumption

The power consumption of this TIM is dependent on the operating conditions in terms of core activity and I/O activity. The maximum power consumption is 3W.

Connector Positions



Serial Ports & Other DSP I/O

The C64 contains various I/O ports. These signals are connected to a 0.1" pitch DIL pin header. The pin-out of this connector is shown here:

Р	DR0	FSR0	DX0	FSX0	CLKR0	CLKX0	CLKS0	CLKS1	CLKX1	CLKR1	URA1	URA0
0								URA3	URA4	URA2		
L	DR2	FSR2	DX2	FSX2	CLKR2	CLKX2	CLKS2	DX1	FSX1	FSR1	DR1	UXA0
А							GPIO8	UXA4	UXA3	UXA2	UXA1	
R	URD0	URD1	URD2	URD3	URD4	URD5	URD6	URD7	URCLK	URENB	URCLAV	URSOC
I												
s	UXD0	UXD1	UXD2	UXD3	UXD4	UXD5	UXD6	UXD7	UXCLK	UXENB	UXCLAV	UXSOC
А												
т	NC	GPIO9	GPIO10	GPIO11	GPIO12	GPIO13	GPIO14	GPIO15	V33	V33	TTL2	TTL3
I												
0	GPIO0	GPIO1	GPIO2	GPIO3	GPIO4	GPIO5	GPIO6	GPIO7	GND	GND	TTL0	TTL1
Ν												

FPGA and CPLD JTAG

The following shows the pin-outs for JP2 (CPLD) and JP5 (FPGA) JTAG connectors:

Signal	Pin	Pin	Signal
V33	1	2	TCK
GND	3	4	TMS
TDO	5	6	TDI

Virtex Memory Map

See general firmware description with i = 14

The memory mapping is as follows:

#define	CP0	(volatile	unsigned	int	*)0x9000000
#define	CP1	(volatile	unsigned	int	*)0x90008000
#define	CP2	(volatile	unsigned	int	*)0x90010000
#define	CP3	(volatile	unsigned	int	*)0x90018000
#define	CP4	(volatile	unsigned	int	*)0x90020000
#define	CP5	(volatile	unsigned	int	*)0x90028000
#define	CP0_STAT	(volatile	unsigned	int	*)0x90004000
#define	CP1_STAT	(volatile	unsigned	int	*)0x9000C000
#define	CP2_STAT	(volatile	unsigned	int	*)0x90014000
#define	CP3_STAT	(volatile	unsigned	int	*)0x9001C000
#define	CP4_STAT	(volatile	unsigned	int	*)0x90024000
#define	CP5_STAT	(volatile	unsigned	int	*)0x9002C000
#define	GBSTAT	(volatile	unsigned	int	*)0x90034000
#define	SDBSTAT	(volatile	unsigned	int	*)0x90038000
#define	STAT	(volatile	unsigned	int	*)0x9003C000
#define	SDBA	(volatile	unsigned	int	*)0x90040000
#define	SDBB	(volatile	unsigned	int	*)0x90050000
#define	SDBA_STAT	(volatile	unsigned	int	*)0x90048000
#define	SDBB_STAT	(volatile	unsigned	int	*)0x90058000
#define	SDBA_INPUTFLAG	(volatile	unsigned	int	*)0x90044000
#define	SDBB_ INPUTFLAG	(volatile	unsigned	int	*)0x90054000
#define	SDBA_OUTPUTFLAG	(volatile	unsigned	int	*)0x9004C000
#define	SDBB_OUTPUTFLAG	(volatile	unsigned	int	*)0x9005C000
#define	GLOBAL_BUS	(volatile	unsigned	int	*)0x900A0000
#define	GLOBAL_BUS_CTRL	(volatile	unsigned	int	*)0x90080000
#define	GLOBAL_BUS_START	(volatile	unsigned	int	*)0x90088000
#define	GLOBAL_BUS_LENGTH	(volatile	unsigned	int	*)0x90090000
#define	TCLK	(volatile	unsigned	int	*)0x900C0000
#define	TIMCONFIG	(volatile	unsigned	int	*)0x900C8000
#define	LED	(volatile	unsigned	int	*)0x900D0000
#define	IIOF	(volatile	unsigned	int	*)0x900D8000
#define	INTCTRL4	(volatile	unsigned	int	*)0x900E0000
#define	SDBINTCTRL4	(volatile	unsigned	int	*)0x900E4000
#define	INTCTRL5	(volatile	unsigned	int	*)0x900E8000

Version 2.7	Page 20 of 23	SMT361 SMT361A User Manual		
#define SDBINTCTRL5	(volatile unsigned	int *)0x900EC000		
#define INTCTRL6	(volatile unsigned	int *)0x900F0000		
#define SDBINTCTRL6	(volatile unsigned	int *)0x900F4000		
#define INTCTRL7	(volatile unsigned	int *)0x900F8000		
#define SDBINTCTRL7	(volatile unsigned	int *)0x900FC000		

SDB Pin-Out

Pin	Signal	Signal	Pin
1	CLK	GND	2
3	D0	GND	4
5	D1	GND	6
7	D2	GND	8
9	D3	GND	10
11	D4	GND	12
13	D5	GND	14
15	D6	GND	16
17	D7	GND	18
19	D8	GND	20
21	D9	GND	22
23	D10	GND	24
25	D11	GND	26
27	D12	GND	28
29	D13	GND	30
31	D14	GND	32
33	D15	GND	34
35	UD0	DIR	36
37	WEN	REQ	38
39	UD1	ACK	40

Bibliography

- TMS320C64xx Peripherals Reference Guide (literature number SPRU190) <u>http://www-s.ti.com/sc/psheets/spru190e/spru190e.pdf</u> Describes common peripherals available on the TMS320C64xx digital signal processors. This book includes information on the internal data and program memories, the external memory interface (EMIF), the host port, multichannel-buffered serial ports, direct memory access (EDMA), clocking and phase-locked loop (PLL), and the power-down modes.
- 2. SMT6001 http://www.sundance.com/edge/files/productpage.asp?STRfilter=smt6001
- 3. TIM-40 MODULE SPECIFICATION Including TMS320C44 Addendum <u>ftp://ftp2.sundance.com/Pub/documentation/pdf-files/tim_spec_v1.01.pdf</u>
- 4. SDB Technical Specification http://www.sundance.com/edge/files/productpage.asp?STRfilter=sdb
- 5. SHB Technical Specification http://www.sundance.com/edge/files/productpage.asp?STRfilter=shb
- TMS320C4x User's Guide (literature number SPRU063) <u>http://www-s.ti.com/sc/psheets/spru063c/spru063c.pdf</u> Describes the C4x 32-bit floating-point processor, developed for digital signal processing as well as parallel processing applications. Covered are its architecture, internal register structure, instruction set, pipeline, specifications, and operation of its six DMA channels and six communication ports. Software and hardware applications are included.
- 7. Xilinx Virtex-II data sheet: <u>http://www.xilinx.com/xlnx/xil_prodcat_landingpage.jsp?title=Platform+FPGAs</u>
- 8. Texas Instruments TMS320C6416 data sheet: http://www-s.ti.com/sc/ds/tms320c6416.pdf

Index

Application Development	15
server-loader	15
Architecture Description	8
Bibliography	22
Block Diagram	7
Board not working	
firmware revision	2
LED 6 illuminated	13
no 3.3v supply	16
boot code format	15
Boot Mode	9
bootstrap program	9
carrier boards	
Code Composer	14
Contacting Sundance	9
FMIF Control Registers	
field values after reset	5
Flash	10
protection algorithm	10
FPGA	8
configuration	9
LEDs	13
FPGA DONE pin	13
•	

LED register	. 13
memory space (CE0 to CE3) motherboards	. 10 . 16
NMI	. 13
Notational Conventions Operating Conditions Power	5 . 16
3.3v	. 16
power consumption	. 17
register descriptions	5
revision numbers	
boot code	. 11
FPGA firmware	. 11
SDB	. 12
clock speed	. 12
pin-out	. 21
SDRAM	. 10
Serial Ports	. 18
SMT361	5
Sundance TIM carrier boards	. 16
	. 13
Virtex	9
memory map	. 19