Amazon EC2 Services - Kria KV260 Vivado Tutorial + LynSyn Lite

1. Introduction	2
What is LynSyn?	2
2. Local developer machine requirements	3
Compiling tools for LynSyn board	3
3. AWS VM Requirements	4
4. Creating a project	5
Connecting to your EC2 VM Instance	5
Vivado flow	6
Programing Kria	20
5. Notes	23

1. Introduction

In this tutorial, we are going to recreate a project which enables us to control the cooling fan on the Kria KV260 Development board using the Vivado tool from Xilinx.

The purpose of this tutorial is to provide a guideline on how to use Amazon AWS EC2 Virtual Machine to create a hardware project using the Vivado tool and to provide a guide on how to upload the bitstream to our development board using LynSyn Lite tool from Sundance utilizing the SSH tunnel between our local machine and EC2 VM Instance.

The tutorial we are going to follow for our hardware part was created by our colleague, Jack Bonell, and is available at:

https://www.hackster.io/jack-bonnell2/xilinx-kv260-jtag-fan-toggle-using-vio-e9479d

What is LynSyn?

Lynsyn is a power measurement utility board, designed to measure the power usage of a system and correlate power values with the source code of the program running on the system.

In addition to being a power profiler board, lite version of LynSyn, LynSyn Lite can also serve as a generic JTAG pod as it is a replacement for the Xilinx Platform Cable USB-II and can, therefore, also be used as a generic JTAG programming device with the Xilinx Vivado tool suite and a remotely controlled current/voltage meter over USB.

In this tutorial, we are going to use it as a JTAG programming device.

2. Local developer machine requirements

Compiling tools for LynSyn board

As a first step, we need to install the dependencies needed to compile the LynSyn tools. We can do so by running:

Ubuntu 18.04 and before:

sudo apt install build-essential qt5-default libqt5sql5-sqlite
libusb-1.0 git

Ubuntu 20.04:

lynsyn_xvc

sudo apt install build-essential qt5-default libqt5sql5-sqlite
libusb-1.0-0-dev git

Next, clone the LynSyn tools repository from GitHub to your local machine:

git clone https://github.com/EECS-NTNU/lynsyn-host-software.git

Navigate to the cloned folder and run:



At this point, you should be able to run LynSyn virtual cable driver by running:



You can also explore other LynSyn options such as power profiler, tester and more.



3. AWS VM Requirements

On your AWS VM machine, you need to have Xilinx Tools installed with the version you need to create your hardware design. As we are using the LynSyn Virtual Cable server our local machine does need to have Xilinx Tools installed.

4. Creating a project

Connecting to your EC2 VM Instance

As we are going to work on our EC2 remote machine we need to connect to it via ssh command. We are going to forward the ports required for remote VNC desktop connection, together with the port for our LynSyn Virtual Cable Driver. Connect the JTAG tool to your PC via a micro-USB cable.

First, start LynSyn virtual cable driver by running:



Afterwards, connect to a GUI instance using the Remmina tool

		Remn	n ina Remot e Remote Des	e Desktop Client sktop Client	_	
	VNC - loca	alhost:1			\otimes	
Name	▼ Group	Server	Plugin	Last used		
Total 1 ite	·m.					

Vivado flow

Open the Vivado tool by sourcing your Vivado installation (usually in /tools/Xilinx) and run the Vivado command.



Select the Create Project option.



Follow the Create Project prompt, naming your project (for this tutorial we are going to use "fan_toggle" saved in our home directory.

AWS EC2 Getting Started Guide - Tutorial Sundance Multiprocessor Ltd.

	New Project 🛛 😵
λ	Create a New Vivado Project
	This wizard will guide you through the creation of a new project.
THE EXISTING	To create a Vivado project you will need to provide a name and a location for your project files. Next, you will specify the type of flow you'll be working with Finally, you will specify your project sources and choose a default part.
	or now you'll be working with. Finally, you will specify your project sources and choose a default part.
3	r Dask Nasta Finish Consel
	New Project 8
Project Name Enter a name for your	project and specify a directory where the project data files will be stored.
2	
Project name: far	n toggle
Project location: /ho	ome/ivica
🖌 Create project su	bdirectory
Project will be create	ed at: /home/ivica/fan_toggle
?	< <u>B</u> ack <u>N</u> ext > <u>F</u> inish Cancel

Specify the project type as an RTL Project

New Project	8
Project Type Specify the type of project to create.	1
 <u>BTL Project</u> <u>BTL Project</u> <u>BTL Project</u> <u>BTL Project</u> <u>BTL Project</u> <u>BTL Project</u> <u>Do not specify sources at this time</u> <u>Project is an extensible <u>Utis platform</u></u> <u>Post-synthesis Project</u> <u>Post-synthesis Project</u> <u>To y not specify sources, view device resources, run design analysis, planning and implementation.</u> <u>Do not specify sources at this time</u> <u>J/O Planning Project</u> <u>Do not specify sources. You will be able to view part/package resources.</u> <u>Imported Project</u> <u>Create a Vivado project from a Synplify, XST or ISE Project File.</u> <u>Example Project</u> <u>Create a new Vivado project from a predefined template.</u> 	
?	

And proceed without adding sources and constraints at this point by clicking next.

AWS EC2 Getting Started Guide - Tutorial Sundance Multiprocessor Ltd.

l d Sources acify HDL, netlist, Block Desi	an, and IP files, or directori	es containing those files	to add to your project. O	reate a new sou	urce file on disk a	and d
d it to your project. You can	also add and create source	es later.	to dad to your project. ci			and p
+, + +						
	Use Add F	iles, Add Directories or C	reate File buttons below			
	<u>A</u> dd Fil	les A <u>d</u> d Directori	es <u>C</u> reate File]		
Scan and add RTL include	files into project			-		
Copy <u>s</u> ources into project						
g Add so <u>u</u> rces from subdire Farget language: Verilog	Simulator language	e: Mixed 🗸				
			< <u>B</u> ack	<u>N</u> ext >	Einish	Cance
)			< <u>B</u> ack	<u>N</u> ext >	<u>F</u> inish	Cance
)		New Perio	< <u>B</u> ack	<u>N</u> ext >	Einish	Cance
)		New Projec	< <u>B</u> ack	<u>N</u> ext >	Einish	Cance
d Constraints (optiona	1) is for physical and timing co	New Projec	<u>- Back</u>	<u>N</u> ext >	Einish	Cance
d Constraints (optiona	al) as for physical and timing co	New Projec	< <u>B</u> ack	<u>N</u> ext >	Einish	Cance
Id Constraints (optiona acify or create constraint file	il) is for physical and timing co	New Projec	- <u>B</u> ack	Next >	Einish	Cance
Id Constraints (optional ecify or create constraint file +, = + +	al) es for physical and timing co	New Projec	:t	Next >	Einish	Cance
Id Constraints (optiona ecify or create constraint file +, = + +	al) es for physical and timing co	New Projec	- <u>B</u> ack	Next >	Einish	Cance
Id Constraints (optional actify or create constraint file +, = + +	al) as for physical and timing co	New Projec	:t	Next >	Einish	Cance
Id Constraints (optional acify or create constraint file	al) es for physical and timing co	New Projec	- <u>B</u> ack	Next >	Einish	Cance
Id Constraints (optional actify or create constraint file +, = 1 1	1) is for physical and timing co	New Projec	:t	Next >	Einish	Cance
Id Constraints (optiona ecify or create constraint file +, - ↑ ₽	al) es for physical and timing co	New Projec	- <u>Back</u>	Next >	Einish	Cance
Id Constraints (optional actify or create constraint file +, = 1 #	al) is for physical and timing co	New Projec	e buttons below	Next >	Einish	Cance
Id Constraints (optional ecify or create constraint file +, = 1 +	al) es for physical and timing co	New Projec	e buttons below	Next >	Einish	Cance
Id Constraints (optional actify or create constraint file +, = 1 #	il) is for physical and timing co	New Projec	e buttons below	Next >	Einish	Cance
Id Constraints (optional ecify or create constraint file +, = 1 +	וו) s for physical and timing co	New Projec	e buttons below	Next >	Einish	Cance
Id Constraints (optional acify or create constraint file +, = + +	II) is for physical and timing co	New Projec	e buttons below	Next >	Einish	Cance
Id Constraints (optional ecify or create constraint file +, = 1 +	al) is for physical and timing co	New Projec	e buttons below	Next >	Einish	Cance
Id Constraints (optional actify or create constraint file + = + = +	II) Is for physical and timing co	New Project	e buttons below	Next >	Einish	Cance
Id Constraints (optional ecify or create constraint file +, = ↑ ↓ Copy constraints files into	al) is for physical and timing co	New Project	e buttons below	Next >	Einish	Cance
Id Constraints (optional acify or create constraint file +, = • •	n) es for physical and timing co use project	New Project	e buttons below	Next >	Einish	Cance

Select the Kria KV260 from the Boards tab as our project board and click Next.

	New Project				8
Default Part Choose a default Xilinx part or board for your project.					A
Parts Boards					
To fetch the latest available boards from git repository, click of Reset All Filters Vendor: All All Name: All	n 'Refresh' button.	Dismiss	~	Board	l Rev: Latest 🗸
Q X ♦ •€, Search: Q- kria ⊗ ∨ (3 matches)					
Display Name	Preview	Status	Vendor	File Version	Part
Kria K26C SOM Add Companion Card Connections		Installed	xilinx.com	1.1	Som Vision Platform Boar
Kria K26I SOM Add Companion Card Connections	AN E	Installed	xilinx.com	1.1	Som Vision Platform Boar
Kria KV260 Vision Al Starter Kit Add Companion Card Connections		Installed	xilinx.com	1.1	Som Vision Platform Boar
Refresh					>
(?)		<	Back	<u>N</u> ext >	<u>Finish</u> Cancel

Finally, click finish and your Vivado project should be successfully created.

	New Project	8
	New Project Summary	
ML Editions	A new RTL project named 'fan_toggle' will be created.	
	🔒 No source files or directories will be added. Use Add Sources to add them later.	
	😑 No constraints files will be added. Use Add Sources to add them later.	
	👔 Board: Kria KV260 Vision Al Starter Kit	
	To create the project, click Finish	
•	< Back Next > Einish	Cancel

		fan_toggle	- [/home/ivica/fan_tog	gle/fan_toggle.xpr] - Vivado 2021.				- 🕫 😣
<u>File Edit Flow Tools Reports</u>	Window Layout View Help Qr Quick Access							Ready
□ 💼 🔸 🛹 🖻 👘 🗙 🕨 🕸	δ 🕸 Σ 🕺 🖉 🕺							💷 Default Layout 🛛 🗸
Flow Navigator 😤 🔍 🚊	PROJECT MANAGER - fan_toggle							? ×
V PROJECT MANAGER	Sources	? _ 0 6 X	Project Summary					? 🗆 🖒 X
Settings		0	Overview Dashboa	ard				
Add Sources	Design Sources							<u>^</u>
Language Templates	> 🗁 Constraints		Settings Edit					
¥F IP Catalog	Simulation Sources		Project name:	fan_toggle				
V IP INTEGRATOR	> Utility Sources		Project location: Project parts	/home/ivica/fan_toggle				
Create Block Design			Top module name:	Not defined				
Open Block Design			Target language:	Verilog				
Generate Block Design			simulator language:	Mixed				
			Roard Part					
 SIMULATION 	Hierarchy Libraries Compile Order							
Null Sinulation			Board part name:	xilinx.com:kv260:part0:1.1				
✓ RTL ANALYSIS	Properties ? _ 🗆 🖄 ×	Board revision: Rev_B01						
> Open Elaborated Design	$\leftarrow \Rightarrow \diamond$		Connectors: No connections Respective and Respec					
. cummerce		Repository path: /tools/X0llmi/Vwado/2021.1/data/xhub/boards URL: www.xillmi.com						
STRUMESIS Bun Synthesis			Board overview:	Kria KV260 Vision Al starter Kit				
> Open Synthesized Design			Changes					
,	Select an object to see properties		Suptherale			Implementation		
 IMPLEMENTATION 			synthesis			implementation		
Run Implementation			Status: Messages:	Not started No errors or warnings		Status: Messages:	Not started No errors or warpings	
> Open Implemented Design			Part:	Som Vision Platform Board		Part:	Som Vision Platform Board	
PROGRAM AND DEBUG								
👫 Generate Bitstream	Tci Console Messages Log Reports Design	Kuns ×						7 = 0 13
> Open Hardware Manager	Q ± € 14 ≪ ▶ ≫ + %							
	v ≥ synth 1 constraints Status WNS INS	WHS THS TPWS	s lotal Power Failed F	IOUTES LUI HE BRAM URAM D	SP Start Elaps	ed Hun Strategy Vivado Synthesis Defaul	ts (Vivado Synthesis 2021)	Vivado Synthesis Defau
	▷ impl_1 constrs_1 Not started					Vivado Implementation I	Defaults (Vivado Implementation 20	21) Vivado Implementation
	<							>

On the left hand side of Vivado, under "IP INTEGRATION" select "Create Block Design". Change the name of your block design if you want and click Ok.



Your block design diagram should now open.

	fan_toggle - [/home/ivica/fan_toggle/fan_toggle.xpr] - Vivado 2021.1	- • 😣
<u>File Edit Flow Tools Reports</u>	Window Layout View Help Q: Ouick Access	Ready
		💷 Default Layout 🗸 🗸
Flow Navigator 🗄 🔍 🚬	BLOCK DESIGN - design_1	? ×
 PROJECT MANAGER Settings Add Sources 	Sources Design x Signals Board ? _ D D Diagram Q. 美 坊 Q. Q. X. Ø Q. Q. X. Ø Q. Z. Ø P. Z. Ø E Default View V	? 🗆 🛚 X 🗳
Language Templates 🍄 IP Catalog	A design_1	
✓ IP INTEGRATOR		
Create Block Design Open Block Design Generate Block Design		
 SIMULATION Run Simulation 	Properties ? - D C X	
✓ RTL ANALYSIS	4 b 🗭	
Open Elaborated Design SYNTHESIS Run Synthesis Open Syntheside Design WIMPLEMENTATION	Select an object to see properties	
Run Implementation	Tel Console - y Messages Log Reports Dasign Blus	2 8
Y Open Implemented Design PROGRAM AND DEBUG If Generate Bitstream Open Hardware Manager	Tot Console X Message Log Reports Design Runs QL Z Image Image	7 _ 0 G

Once here, click the + button to add IP and add the following (you can also press Ctrl + I)

- VIO (Virtual input/Output)
- Zynq Ultrascale+ MPSoc

	? ×
Diagram × Address Editor × Address Map ×	06
Q Q X X 0 Q X 0 C X 0 F C 0 F = Default View	ø
* Designer Assistance available. Run Block Automation Run Connection Automation	
via 0	
clk probe_out0[0:0]	
zyhq_uitra_ps_e_0	
maxihpm0_lpd_aclk pl_resetn0	

Double click on the Zynq block and navigate to PS-PL configuration > PS-PL Interfaces and disable AXI HPM0 LPD. Click Ok.

		Re-customize IP
Zynq UltraScale+ MPSo	C (3.3)	4
🚯 Documentation 🔅 Presets	📄 IP Location	
Page Navigator —	PS-PL Configuration	
Switch To Advanced Mo	← Q ≍ ¢	
PS UltraScale+ Block Desig	Name Sele	ct
Clock Configuration	V PS-PL Interfaces V Master Interface	
DDR Configuration	> AXI HPM0 FPD	
PS-PL Configuration	AXI HPM0 LPD Slave Interface	
	> Debug	Master Interface AXI HPM0 LPD for accessing slaves
		OK Cancel

Your block design now should look like this:



Connect the blocks in the following way (Do not perform and block automation). Hint: you can reorganise your layout by doing right click > Regenerate Layout.



We are still missing a connection to our fan in our block diagram. To do so, we need to add a constraint file with an entry for a fan pin. To do so, click on the Sources tab left from the Block Diagram, right-click on the Constraints entry and click add sources.

	Add Sources	8
ML Editions	Add Sources This guides you through the process of adding and creating sources for your project Add or greate constraints Add or create design sources Add or create <u>s</u> imulation sources	
E XILINX.		
?	< <u>B</u> ack <u>Einish</u> Can	cel

Proceed by clicking next. Click on Create File button and name your constraints file. Click Ok and exit the wizard by clicking finish.

Add Sources	8
Add or Create Constraints Specify or create constraint files for physical and timing constraint to add to your project.	4
Specify constraint set: 🕞 constrs_1 (active)	
$ +_{j} = + + + $	
Use Add Files or Create File buttons below	
Add Files Create File	
Copy constraints files into project	
Image: Second	Cancel

Create Constraints File 🛛 😣					
Create a new c it to your proje	nd add , 💫				
<u>F</u> ile type:	~				
F <u>i</u> le name:	8				
Fil <u>e</u> location:	oject> 🗸				
?	ОК	Cancel			

Open your constraints file from the left side pane under the constraints tab and paste the following:

```
set_property IOSTANDARD LVCMOS33 [get_ports {fan_enable_b[0]}]
set_property PACKAGE_PIN A12 [get_ports {fan_enable_b[0]}]
```

Save the file using Ctrl + S

```
BLOCK DESIGN - design_1 *
Sources x Design Signals Board ? _ 🗆 🗉
                                                              Diagram x Address Editor x Address Map x constraints.xdc
                                                                                                                                      ×
 Q ≚ ≑ + 2 ● 0
                                                       ۵
                                                              /home/ivica/fan toggle/fan toggle.srcs/constrs 1/new/constraints.xdc
 > 🗁 Design Sources (1)
                                                              Q | 📖 | ♠ | ≁ | X | 🗉 | 🗈 | X | // | 💷 | 元 | ♀
 Constraints (1)
                                                                 set_property IOSTANDARD LVCMOS33 [get_ports {fan_enable_b[0]}]
set_property PACKAGE_PIN A12 [get_ports {fan_enable_b[0]}]
                                                              1
    ∨ □ constrs_1 (1)
        [) constraints.xdc
 Simulation Sources (1)
   > 🚍 sim_1 (1)
 > 🚍 Utility Sources
```

Now navigate back to your block design and right-click on the wire going out from the probe_out and click Create Port. Set your port to be output and name it fan_enable_b[0:0].

Create Port 😣						
Create port and connect it to selected pins and ports						
<u>P</u> ort name:	fan_enable_b	8				
Direction:	Output 🗸					
Type:	Other ~	•				
<u>Create vector:</u>	from	31 🗘 to 0 🌲				
Frequency (MHz):						
Interrupt type:	Level	◯ <u>E</u> dge				
Sensitivity:	Active High	○ Ac <u>t</u> ive Low				
Connect to mat	ching selected port	S				
?		OK Cancel				

If Vivado doesn't automatically connect your port to probe_out do it manually, Your diagram should now look like this.



You are now ready to create an HDL Wrapper around your block design. To do so, right-click on your block design under Design Sources on your left side pane and click Create HDL Wrapper. Select "Let Vivado manage wrapper and auto-update".

Create HDL Wrapper	8				
You can either add or copy the HDL wrapper file to the project. Use copy option if you would like to modify this file.					
Options					
O Copy generated wrapper to allow user edits					
Let Vivado manage wrapper and auto-update					
? C	K Cancel				

We can now click Generate Bitstream on the left-hand side of our Vivado tool to generate our bitstream which we are going to use to program our Kria board.



Programing Kria

Once the bitstream is successfully created, click on Open Hardware Manager. Select Open target and select Auto Connect

Right-click "localhost (0)" and select Add Xilinx Virtual Cable (XVC). For the hostname enter localhost and click Ok.

ardware	? _ 🗆 🖾 🗙			
2	0			
ame	Status			
I localhost (0)	Connected			
		_	Add Virt	ual Cable
			Add Virt	ual Cable
ardware Server Properties	> >	Specify the	Add Virt	cual Cable port of the virtual cable
ardware Server Properties	7 - 0 C X	Specify the	Add Virt	rual Cable port of the virtual cable
ardware Server Properties	> ? _ □ ¤ × ⇔ � ✿	Specify the Host nam	Add Virt	rual Cable port of the virtual cable
ardware Server Properties	? _ □ C X ↔ ↔ ✿	Specify the Host nam	Add Virt	ual Cable port of the virtual cable
ardware Server Properties	> ? _ □ ¤ × ⇔ ⇔ \$	Specify the Host nam Ports	Add Virt	ual Cable port of the virtual cable (default is 2542)

Click on Program Device. Path to your bitstream file and debug file should be automatically configured.

Program Device					
Select a bitstream programming file and download it to your hardware device. You can optionally select a debug probes file that corresponds to the debug cores contained in the bitstream programming file.					
Bitstre <u>a</u> m file: Debu <u>g</u> probes file: Imable end of st	:a/fan_toggle/fan_toggle.runs/impl_1/design_1_wrapper.bit	•••			
?	<u>P</u> rogram Cance	əl			

After flashing the Kria, on the left hand side double click on xck26_0 and select both vio_o and System Monitor. Click OK.

New Dasht	board 🛞
Specify the name and contents dashboard.	for a new 💦
Name: dashboard_2	0
Q. 素 ≑	
 SysMon (System Mor xck26_0 hw_vio_1 (design_1_ SysMon (System Mor 	nitor) <u>i</u> /vio_0) nitor)
3	0K Cancel

On your newly open hw_vio pane add all available probes using the + button. Now you can change your fan state by setting the output on the probe_out port.

						,
hw_vio_1						? _ 🗆 ×
Q 素 ≑ + −						
Name	Value		Activity	Direction	VIO	
↓ design_1_i/vio_0_probe_out0_1	[B] 1		†	Input	hw_vio_1	
↓ design_1_i/vio_0_probe_out0	[B] 1	Ŧ		Output	hw_vio_1	

We can see that turning off the fan results in an increase in temperature.



5. Notes

For some unknown reason, for VIO to work properly you need to have an SD card inserted in your Kria Dev Board and reset the board manually using the onboard reset button after turning it on, before flashing the firmware using Hardware Management.