# Sundance Multiprocessor Technology Limited User Manual

Unit / Module Description:	What is this all about?
Unit / Module Number:	SMT8091
Document Issue Number:	
Issue Date:	
Original Author:	Jean-Philippe Arnaud

# User Manual for SMT8091

Sundance Multiprocessor Technology Ltd, Chiltern House, Waterside, Chesham, Bucks. HP5 1PS.

This document is the property of Sundance and may not be copied nor communicated to a third party without prior written permission. © Sundance Multiprocessor Technology Limited 2006



Certificate Number FM 55022

# **Revision History**

Issue	Changes Made	Date	Initials
1.0	First release	15/09/06	JPA

# **Table of Contents**

1	In	troduction5
2	R	elated Documents7
	2.1	Referenced Documents7
	2.2	Applicable Documents7
3	A	cronyms, Abbreviations and Definitions8
	3.1	Acronyms and Abbreviations
	3.2	Definitions
4	Fı	Inctional Description9
	4.1	Block Diagram
	4.2	Hardware Description
5	H	ardware installation10
6	So	oftware applications14
	6.1	Example014
	6.2	Example114
	6.3	Running the examples
	6.4	Building the examples15
7	Sa	ıfety15
8	Eľ	MC16

# **Table of Figures**

Figure 1: GUI for example 015
-------------------------------

## 1 Introduction

The *SMT8091* is a single-C6416T based module (*SMT395VP*) combined with a dual high-speed ADC module (*SMT391-VP composed of SMT338-VP and SMT391*).

SMT395VP characteristics:

- $\Rightarrow$  Single TMS320C6416T processor running @ 1GHz (32 bits)
- $\Rightarrow$  Six 20MB/s communication ports (comports)
- $\Rightarrow$  Up to 256MBytes of SDRAM @ 133MHz
- $\Rightarrow$  8MByte Flash ROM for boot code and FPGA programming
- $\Rightarrow$  Global expansion connector
- $\Rightarrow$  General purpose I/O connector

 $\Rightarrow$  High bandwidth data I/O via 2 Sundance High-speed Buses (32-bit SDB interfaces)

 $\Rightarrow$  8 Rocket Serial links @ 2Gbit/s per lane for inter-module communications

#### *SMT391-VP* characteristics:

- $\Rightarrow$  Dual 8- bit ADC (<u>AT84AD001</u>) sampling at up to 1Gsps via LVDS bus (<u>SLB</u>)
- $\Rightarrow$  Two Sundance High-speed Bus (SHB) connectors
- $\Rightarrow$  Two 4-channel Rocket Serial Link (<u>RSL</u>) connector 2.5Gbit/s per lane
- $\Rightarrow$  Two 20 MBytes/s communication ports (comport)
- $\Rightarrow$  Low-jitter on-board system clock
- $\Rightarrow$  Xilinx Virtex-II Pro FPGA (VP30-6)
- $\Rightarrow$  128MB DDR SDRAM
- $\Rightarrow$  50-Ohm terminated analogue inputs and outputs, external triggers and clocks via MMCX or MMBX (Huber and Suhner) connectors
- $\Rightarrow$  User defined pins for external connections
- $\Rightarrow$  Compatible with a wide range of Sundance *SHB* modules
- $\Rightarrow$  TIM standard compatible

The *SMT8091* is demonstration software for the evaluation of the *SMT395VP* and *SMT391-VP* modules. It can be used for Broadband cable modem head-end systems, Wireless infrastructure applications, 3G/4G Radio transceivers, Software Defined Radio systems, Medical imaging systems, Spectrum analysers, High-speed data acquisition system with or without digital processor. This document is an installation guide for the *SMT8091* demonstration system.

The *SMT8091* application gets the DSP on the *SMT395VP* to configure the *SMT391\_VP* FPGA and control clock frequencies, clock routings, data format and data capture. The DSP grabs data from both channels and stores them into a file for further processing, like display and FFT.

## 2 Related Documents

2.1 Referenced Documents

## 2.2 Applicable Documents

<u>SMT395 user manual</u> <u>SMT338- VP user manual</u> <u>SMT391 user manual</u>


# 3 Acronyms, Abbreviations and Definitions

- 3.1 Acronyms and Abbreviations
- 3.2 Definitions

## 4 Functional Description

## 4.1 Block Diagram

The following diagram shows the architecture of the *SMT8091* system:



#### 4.2 Hardware Description

The *SMT8091* is built around two main modules but also involves a carrier board and some cables to interconnect them and allow them to communicate with each other and to access the PC.

 $\Rightarrow$  1x *SMT310Q*: PCI carrier

 $\Rightarrow$  1x *SMT395VP*: Single-C6416T based module; to be plugged on site 1 of *SMT310Q*.

 $\Rightarrow$  1x *SMT391-VP*: Dual-ADC module; to be plugged on site 2 of *SMT310Q*.

 $\Rightarrow$  1x FMS cable (20cm): to connect T1C0 to T2C3 at the back of the SMT310Q.

 $\Rightarrow$  1x *SMT511* (SHB to SHB cable): to connect SHBB (*SMT395VP*) to SHBB (*SMT391VP*).

 $\Rightarrow$  1x SMT516 (SHB to SHB PCB): to connect SHBA (SMT395VP) to SHBA (SMT391VP).

 $\Rightarrow$  2x MMCX to BNC cables to connect an external analogue signal source to J1 noted G (ChQ) and to J2 noted C (ChI).


## **5** Hardware installation

Here are the steps to follow to install the *SMT8091* system.

1 – Place the *SMT395VP* on TIM site 1 of the carrier board (*SMT310Q*).


2 – The following are then required to mount SMT338-VP+391 on the SMT310Q:





a – First, fit two Nylon screws (M2x10), pointing out (the head of the screws on bottom side).

b – Then fit four M2 nuts on each screw.



c – Place the SMT338 on the second site (SMT395VP already on first site) on the SMT310Q and fit two metal pillars (3.3 Volts).



d – Place the SMT391 on top of the SMT338- VP. Make sure that both modules fit firmly.

 $e\ -$  Fit two M2 nuts on the Nylon screws and two M3x4 screws in the 3.3V pillars.

**3** – Connect Comport 1 of the *SMT395VP* to Comport 3 of the *SMT391* (**T1C0** to **T2C3**) via an FMS cable at the back of the *SMT310Q*.

**4** – Connect SHBA on the *SMT395VP* to SHBA on the *SMT391-VP* via the *SMT516* (*SHB to SHB PCB*).

**5** – Connect SHBB on the *SMT395VP* to SHBB on the *SMT391-VP* via the *SMT511* (*SHB to SHB cable*).



6 – Connect external sources to J1 noted G (ChQ), J2 noted C (ChI) via MMCX-BNC cables. Make sure that the external signal meets the input characteristics of the *SMT391-VP* described in the *SMT391-VP* User Manual.

7 – Place the carrier board in the host system.

The following picture shows how connections are made at the top of the system:



The following picture shows the Comport connection at the back of the SMT310Q. Note that the FMS are 'twisted', i.e. one end should be blue and the other should show silver pins.

## 6 Software applications

The SMT8091 comes with a couple of examples.

The examples are designed using <u>3L Diamond DSP</u> and show how you can use the features of the system and how to process the samples acquired by the ADC in the DSP.

The SMT8091 is also supported by <u>3L Diamond FPGA</u> and examples can be provided on request to place processing in the FPGA.

Please refer to <u>www.3L.com</u> for more information about Diamond.

#### 6.1 Example0

The application configures the FPGA of the SMT391-VP and the SMT391 to sample the incoming signal. The samples are stored in a 16KB FIFO inside the FPGA of the SMT338-VP. The content of the FIFO is sent to the SMT395-VP for further processing (FFT) and display.

A GUI running on the host allows to control the settings of the system.

#### 6.2 Example1

The application configures the FPGA of the SMT391-VP and sets up the ADC and the clock generator of the SMT391. The samples are stored in the on-board DDR SDRAM of the SMT338-VP before being sent to the SMT395-VP for further processing (FFT) and display. Data are stored in files on the host PC.

Note that the maximum sampling frequency allowed when using the DDR SDRAM memory is 810Msps.

In the example the sampling frequency is fixed to 808Msps and you cannot use the GUI to change the settings of the SMT391.

Also, in the example, the amount of data stored in the DDR SDRAM is set to 1Msamples per channel.

Note that writing files on the host machine is a relatively slow process and therefore this example runs slower than the previous one.

- External clock: use the external clock when ticked instead of the on-board clock generator.
- ChI -> ChQ: Input I of the ADC is sampled by both channels.
- Frequency: configure the sampling frequency of the ADC.
- Analog Gain: change the analog gain of the ADC. refer to the ADC user manual
- Offset Compensation: Refer to the ADC user manual
- Reset: reset the pipeline of data inside the FPGA of the SMT338-VP
- DRDA: refer to the ADC user manual
- **Built In Test**: switch on the test mode of the ADC. refer to the ADC user manual

F391 control		
External clock		
Frequency	1.5	1
Analog gain	5	
Offset compensati	on: 5	
		Reset
DRDA	4	
F Built in test		

Figure 1: GUI for example 0

### 6.3 Running the examples

3L Diamond users

For 3L Diamond version 3.1.5 or above, you can simply double click the .app file to run the demo.

For 3L Diamond version 3.1.3, copy the file "clu3L\_309.dll" in your Windows/system32 folder prior to running the example.

#### 6.4 Building the examples

This requires you have 3L Diamond version 3.1.3 or above installed.

Run the MAKEFILE provided in the example's directory to compile the example.

## 7 Safety

This module presents no hazard to the user when in normal use.

## 8 EMC

This module is designed to operate from within an enclosed host system, which is build to provide EMC shielding. Operation within the EU EMC guidelines is not guaranteed unless it is installed within an adequate host system.

This module is protected from damage by fast voltage transients originating from outside the host system which may be introduced through the output cables.

Short circuiting any output to ground does not cause the host PC system to lock up or reboot.