





Hardware-Rooted Bitstream Security & Secure Manufacturing Workflow

Defense-Grade Implementation Using PolarFire FPGA on PCIe104N


Mans Ahmadian, PhD, CEng, MIET
CInO, Sundance



SOM1




SE300




SOM1-SOC




MICROCHIP



SOM3



PolarBerry



Polar-VPX

CONTEXT

FPGA ADOPTION IN DEFENSE & AERO




• INCREASING USE OF FPGAs IN DEFENSE & AEROSPACE SYSTEMS

- Flexibility
- Power
- Performance

CHALLENGES IN FPGA DEPLOYMENT

• OPERATIONAL ENVIRONMENT



• DEPLOYMENT IN DISTRIBUTED & MULTI-PARTY ENVIRONMENTS



SYSTEM SECURITY SCOPE



• SECURITY MUST EXTEND BEYOND FIELD OPERATIONS

- Protect bitstream integrity
- Ensure IP confidentiality
- Point of manufacturing securement



THE CRITICAL NEED FOR COMPREHENSIVE SECURITY

THE CORE PROBLEM

TRADITIONAL FOCUS: RUNTIME AND FIELD SECURITY




SECURITY EFFORTS: Runtime encryption, Secure boot, tampering detection.

OVERLOOKED RISK: MANUFACTURING AND PROVISIONING PHASE



VULNERABILITIES: Unsecured programming hosts, Untrusted facilities, Lack of key management.

RESULT: BITSTREAM EXPOSURE BEFORE DEPLOYMENT



CLOINED DEVICES

KEYS STOLEN

MODIFIED CONFIGURATION / COMPROMISED RELIABILITY

Breach unacceptable in defense: Compromised security & Mission failure.

**THE VULNERABILITY:
UNSECURED PROVISIONING AT MANUFACTURING**

THREAT LANDSCAPE

INTELLECTUAL PROPERTY THEFT



HARDWARE SUBSTITUTION



OVERBUILDING OF DEVICES




BITSTREAM INTERCEPTION



BITSTREAM INTERCEPTION


SUPPLY CHAIN TAMPERING



SUPPLY CHAIN TAMPERING

REAL ATTACK SCENARIO

STANDARD AUTHENTIC FPGA



Fake device inserted in programming chain

DATA IAC PROGRAMMING CHAIN



SECURITY REQUIREMENTS

A defense-grade system must provide:

DEVICE AUTHENTICITY



Uniquely identifies each FPGA to ensure genuine hardware.

BITSTREAM CONFIDENTIALITY



Protects data during transit and provisioning, keeping design secure.

ANTI-CLONING GUARANTEES



Robust protection against unauthorized device duplication or counterfeiting.

SECURE KEY LIFECYCLE



Tightly controls cryptographic keys from creation through deployment.

SUPPLY CHAIN TRUST



Ensures disciplined and traceable operations from manufacturing through deployment.

SOLUTION OVERVIEW

Integrated Secure Provisioning Approach

HARDWARE-ROOTED SECURITY FEATURES



- Hardware-rooted security features in PolarFire FPGA

ANTI-CLONING GUARANTEES



- Cryptographic architecture from Microchip Technology

SECURE KEY LIFECYCLE



- Secure workflow built on Microchip architecture and implemented within Sundance's controlled production environment

SYSTEM STAKEHOLDERS

Integrated Secure Provisioning Ecosystem

1. THE CUSTOMER



- Securely defines and manages system requirements
- Receives and authenticates final deployed units

2. SUNDANCE



Sundance

- Microchip solution provider
- Design services for secure architectures
- Hardware and software development

3. SECURE TEST & PROGRAMMING CENTER



- Manages the secure root of trust
- Programs devices with authorized bitstreams
- Validates individual device keys and identities

Separation of responsibilities is a *deliberate security design principle*.


ROLES AND RESPONSIBILITIES



CUSTOMER

- Firmware
- Keys
- Production Control

The customer owns the intellectual property, generates the encryption keys, and defines the production limits.



SUNDANCE

- Hardware Manufacturing
- Integrity

Sundance manufactures the hardware while ensuring component provenance and integrity.



TEST CENTER

- Validation
- Secure Programming

The secure test center performs validation and executes programming under controlled conditions.




CUSTOMER'S ROLE

CUSTOMER

- Firmware
- Keys
- Production Control

The customer owns the intellectual property, generates the encryption keys, defines the production limits.

Defines production limits



Generates bitstream



Creates UEK







Maintains full key ownership



SUNDANCE'S ROLE



SUNDANCE

-  Manufactures hardware
-  Ensures traceability
-  Controls quality
-  Manages logistics

Controls production quality



Manufactures and assembles hardware



Ensures component traceability



Manages secure logistics



TEST CENTER'S ROLE

T CENTER

Performs electrical testing
Ensures secure
provisioning
Ensures authentication
policies

Authentication policies



Performs electrical testing




Ensures secure provisioning




Test Center R



TRUST BOUNDARY MODEL





DATA & CONTROL SEPARATION



NO SINGLE PARTY HAS FULL CONTROL -
Control and Access are **INTENTIONALLY FRAGMENTED**

MANUFACTURING PHASE



CONTROLLED SOURCING

- Trusted Component Sources



- Supplier Validation & Audit



VERIFIED COMPONENTS

- Visual & X-Ray Inspection
- Anti-Counterfeit Testing




- Serial Number Database



FULL TRACEABILITY

- Lot & Batch Tracking




SINGLE-STAGE SECURITY FOUNDATION

Controlled sourcing and verification form a critical secure base.





TESTING PHASE




ELECTRICAL VALIDATION

- Power Systems Check



- Critical Path Analysis



FUNCTIONAL VERIFICATION

- Component Response
- Software/Firmware Response




INTERFACE TESTING

- Communication Path Test



- Connector & Port Validation



INTEGRITY & FUNCTIONAL BASELINE

Electrical and functional checks establish a verified base for provisioning.

BITSTREAM CREATION



CUSTOMER GENERATES

- Customer-employee (like the lab techs)



- Encryption Desktop



ENCRYPTION INSIDE HSM

- Secure Key Isolation within HSM
- ENCRYPTED BITSTREAM




UEK CREATED SECURELY

- TRNG-based Key Generation




ISOLATED ENCRYPTION

- No External Connectivity During Creation



SECURE INTELLECTUAL PROPERTY BASELINE
 Isolated generation of bitstream and UEK prevents external key exposure.

SECURE TRANSFER



ENCRYPTED ASSET PACKAGE

- Gloved Technician prepares sealed asset canister.



Gloved Technician prepares sealed asset canister.

M-HSM INPUT


- M-HSM authenticates transfer source and validates integrity.



M-HSM authenticates transfer source and validates integrity.

PROTOCOLS & LOGS

- **SECURE TRANSFER PROTOCOLS**
- Cryptographic protocols prevent Signatures



Cryptographic protocols prevent eavesdropping.

CONFIDENTIALITY GUARD

- **NO PLAINTEXT EXPOSURE**



UEK is NEVER in plaintext

Only encrypted assets are handled.

SECURE HANDOFF

- Comprehensive, auditable log of assets.



Comprehensive, auditable log of assets.




VERIFIED ASSET HANDOVER


Encrypted bitstream and UEK transferred with full audibility.



DEVICE AUTHENTICATION




PROGRAMMING PHASE



UEK TRANSFERRED SECURELY

- HSM creates unique device key (UEK)
- Key is encrypted for transport



- Encrypted key moves to FPGA internal storage

ENCRYPTED BITSTREAM LOADED

- M-HSM retrieves encrypted bitstream
- Authenticated link active



- Bitstream loaded into FPGA configuration memory

INTERNAL FPGA DECRYPTION


- FPGA uses stored UEK key
- Internal AES-256 engine used on-die



- Bitstream is decrypted on-die

CONFIGURATION VERIFIED

- Decrypted configuration is verified
- Checksum/Signature matched



- Genuine and correct bitstream confirmed

PROGRAMMING COMPLETED

- Device configured and operational



- Detailed programming log generated


PROGRAMMED DEVICE READY
 FPGA configured with secure bitstream and keys, fully ready for deployment.

KEY BINDING



UEK TRANSFERRED SECURELY

- HSM creates unique device key (UEK)
- Key is encrypted for transport



- Encrypted key moves to FPGA internal storage

ENCRYPTED BITSTREAM LOADED

- M-HSM retrieves encrypted bitstream
- Authenticated link active



- Bitstream loaded into FPGA configuration memory

INTERNAL FPGA DECRYPTION


- FPGA uses stored UEK key
- Internal AES-256 engine used on-die



- Bitstream is decrypted on-die

CONFIGURATION VERIFIED


- Decrypted configuration is verified
- Checksum/Signature matched



- Genuine and correct bitstream confirmed

CANNOT BE REUSED

- Clone device has a different, incompatible PUF fingerprint
- Device-bound key is invalid on any other hardware




- Re-use and cloning are prevented

BINDING CONFIRMED

Device uniquely bound to the configuration using inherent hardware identifiers.


PRODUCTION CONTROL

STRENGTHENING PRODUCTION CONTROL



PROGRAMMING CONTROL

- Programming count enforced by M-HSM
- Pre-defined production count set of.
- Authorized firmware only



DEPLOYED BOARDS

PREVENTING OVERBUILDING

NORMAL PRODUCTION

PROGRAMMING STATION

AUTHORIZED QUANTITY
(e.g., 100/100)



QUANTITY
LIMIT CHECK

PRODUCTION COUNT VALID:
Devices Programmed
& Deployed.

OVERBUILD ATTEMPT



COUNT EXCEEDED
(e.g., 101/100)




COUNT EXCEEDED **STOP PROGRAMMING**
PRODUCTION HALTED

Programming Stops
Automatically.




PRODUCTION CONTROL SECURED:
Precise control over device manufacturing quantity.

KEY OWNERSHIP



KEY OWNERSHIP HANDS SECURED:
 Exclusive control close to a controlling its boundary.


HSM ARCHITECTURE



TWO-TIER MODEL -
Exclusive Asset Control & Secure Provisioning

CUSTOMER HSM (U-HSM) ARCHITECTURE

CUSTOMER HSM (U-HSM)



- **GENERATES UEK**



- **ENCRYPTS BITSTREAM**



Bitstream




- **DEFINES PRODUCTION LIMITS**



MANUFACTURING HSM (M-HSM) ARCHITECTURE


MANUFACTURING HSM (M-HSM)



M-HSM Provisioning Functions:



**AUTHENTICATES
FPGA DEVICES**





Bitstream



Limit: 100


**EXECUTES
PROVISIONING**



HSM INTERACTION WORKFLOW

HSM INTERACTION

Secure Provisioning Steps



SECURITY PROPERTIES

SECURITY PROPERTIES

Key System Safeguards

NO KEY EXPOSURE



NO KEY EXPOSURE

Keys and assets remain encrypted from preparation to final use

STRONG DEVICE AUTHENTICATION



STRONG DEVICE AUTHENTICATION

Multi-factor authentication required for M-HSM access

ENFORCED PRODUCTION LIMITS



ENFORCED PRODUCTION LIMITS

Hardware-level counter prevents unauthorized provisioning beyond set caps

FULL AUDITABILITY



- No key exposure
- Strong device authentication
- Enforced production limits
- Full auditability

POLARFIRE SECURITY ARCHITECTURE

POLARFIRE SECURITY ARCHITECTURE

Hardware Root of Trust



PUF-BASED IDENTITY

A unique, unforgeable fingerprint is generated from inherent physical properties of each device.



FACTORY-PROGRAMMED KEYS

Cryptographic keys are pre-installed in a secure, controlled manufacturing environment.



DEVICE-SPECIFIC AUTHENTICATION

Each device has a globally unique identity and key, enabling tamper-proof authentication.


PUF CONCEPT

Silicon-Level Randomness and Uniqueness




DERIVED FROM SILICON RANDOMNESS

Microscopic variations in the manufacturing process create distinct electrical fingerprints.



UNIQUE PER DEVICE

Each individual chip possesses a one-of-a-kind identity that cannot be predicted.




CANNOT BE CLONED


Physical characteristics are impossible to replicate, ensuring true hardware security.

DEVICE IDENTITY

Generated from PUF and Factory Keys



GENERATED FROM PUF
Based on unique silicon variations; the chip's core digital fingerprint.



Factory-injected cryptographic key


COMBINED WITH FACTORY KEYS
Unique PUF-derived data is integrated with pre-existing manufacturing factory keys.



NOT STORED IN MEMORY
Dynamically generated only when required; zero persistence in memory; maximum security.

ATTACK RESISTANCE

Authentication Failure Prevents Provisioning

COUNTERFEIT/DUMMY
FPGA

DUMMY PUF

**DUMMY FPGA CANNOT
REPLICATE IDENTITY**

Based on a counterfeit or generic chip; lacks the unique digital fingerprint.

FUSED



AUTHENTICATION



bad

**COMBINED DATA FORGES
FAILED SIGNATURE**


Dummy PUF and factory keys cannot create a valid unique device signature.

**AUTHENTICATION FAILURE
STOPS PROVISIONING**

Zero key exposure; the process is terminated. No key is provided to an unauthenticated device.


Bitstream Protection

Encrypted Bitstream Storage



- AES-256 (CTR mode)
- SHA-256 authentication


Authentication



AUTHENTICATION VERIFICATION

SHA-256 is used to verify the bitstream's integrity before decryption.

Bitstream Decryption




DECRYPTION AND LOADING


Authenticated bitstream is decrypted by the secure UEK and loaded onto the FPGA.

DPA Protection


Continuous Key Permutation



Encrypted Block Processing



Side-Channel Data Masking




Compliance

AES (FIPS 197)

SHA-256 (FIPS 180-4)

Industry Cryptographic Standards



- Verified AES implementation

- Validated hashing function

- Meets defense application requirements


Key Takeaways

Secure Foundations



- Hardware-rooted identity is critical
- End-to-end device security

Controlled Workflows



- Secure workflows enforce real protection
- Protection from cloning/overbuilding


Operational Integrity



- Separation of roles reduces risk
- Resilient defense supply chain


Conclusion

Defense-Grade FPGA Security



- Hardware security + process control = defense-grade solution
- Authenticated encryption & key management

End-to-End Scalability & Protection



- Secure provisioning prevents key exposure and overbuild
- Approach is scalable across secure FPGA deployments

Q & A

Thank you



Questions?

