

## Application Note

### 1. Introduction

The aim of this application note is to highlight the differences between the two revisions of Dual 8-bit 1 Gsps ADC: AT84AD001B and AT84AD001C and provide the recommendation for an easy migration.

The AT84AD001B and AT84AD001C are fully pin-to-pin compatible at package level with same footprint and same mechanical characteristics.

The AT84AD001C is an improved version of AT84A001B the two products are very close to allow an easy upgrade on all applications developed with AT84AD001B.

The main improvements between the AT84AD001B and the AT84AD001C are:

- BER
- SNR and ENOB
- Crosstalk
- Timing centering of Output Clock versus Output Data

The main differences between the AT84AD001B and the AT84AD001C are:

- Gray mode not available
- Inverted selection of Output Clock rate  $F_s/2$  or  $F_s/4$  in DMUX1:2
- Pipeline delay
- Slight increase of power supply current

This migration document applies to both packages: LQFP 144 (leaded) and LQFP-ep 144 (green package):

- AT84AD001BCEPW -> AT84AD001CCEPW (LQFP-ep 144 green package C grade)
- AT84AD001BVEPW -> AT84AD001CVEPW (LQFP-ep 144 green package V grade)
- AT84AD001BCTD -> AT84AD001CCTD (LQFP 144 C grade)
- AT84AD001BITD -> AT84AD001CVTD (LQFP 144 V grade)

**Visit our website: [www.e2v.com](http://www.e2v.com)  
for the latest version of the datasheet**

# Dual 8-bit 1

## 2. Comparing AT84AD001B and AT84AD001C

### 2.1 Performances

Table 2-1. Performances

Parameter	AT84AD001B	AT84AD001C	Migration Recommendation
BER sinewave Fin = 250 MHz (–1 dBFS)	10 <sup>-13</sup> @ Fs = 800 Msps	10 <sup>-13</sup> @ Fs = 1Gsps	
BER Middle code glitch occurrence @ Fs = 1 Gsps DC signal at mid scale	Typical 10 <sup>-8</sup>	Typical 10 <sup>-12</sup>	
Crosstalk (at 250 MHz)	–55 dB	–65 dB	
Dynamic performance Normal mode Fs = 1 Gsps, –1 dBFS  Fin = 500 MHz SNR typical ENOB typical  Fin = 1 GHz SNR typical ENOB typical	  42 dB 6.8 bit  41 dB 6.4 bit	  45 dB 7.2 bit  43 dB 7.0 bit	
Typical power supply current DMUX 1:1 I <sub>VCCA</sub> I <sub>VCCD</sub> I <sub>VCCO</sub>	150 mA 230 mA 100 mA	145 mA 248 mA 88 mA	Check that power supplies V <sub>CCD</sub> support new current values
Typical power supply current DMUX 1:2 and 1 clock I <sub>VCCA</sub> I <sub>VCCD</sub> I <sub>VCCO</sub>	150 mA 260 mA 175 mA	145 mA 272 mA 154 mA	Check that power supplies V <sub>CCD</sub> support new current values
Typical power supply current DMUX1:2 and 2 clocks I <sub>VCCA</sub> I <sub>VCCD</sub> I <sub>VCCO</sub>	150 mA 290 mA 180 mA	145 mA 296 mA 158 mA	Check that power supplies V <sub>CCD</sub> support new current values
Typical power supply current Full Standby I <sub>VCCA</sub> I <sub>VCCD</sub> I <sub>VCCO</sub>	12 mA 24 mA 3 mA	14 mA 20 mA 4.3 mA	
Typical power dissipation DMUX 1:1	1.4 W	1.5 W	Check board to support new power dissipation values

## 2.2 Features and serial interface settings

**Table 2-2.** Features and Serial Interface Settings

Feature	AT84AD001B	AT84AD001C	Migration Recommendation
Gray mode D2 at address 000	Available	<b>Not supported</b>	Check if Gray mode used. If yes, switch output Data to binary format in ADC and change FPGA program to convert Gray code into binary code
Data Ready setting DMUX 1:2 D14 = 0 at address 000 (default value) D14 = 1 at address 000	CLKOI&Q = Fs/2  CLKOI&Q = Fs/4	<b>Inverted</b> <b>CLKOI&amp;Q = Fs/4</b>  <b>CLKOI&amp;Q = Fs/2</b>	If mode DMUX 1:2 used, change serial interface setting
ISA recommended setting DMUX 1:1 DMUX 1:2 [D2- D0]-[D6- D6] at address 100	-50 ps -50 ps	<b>0 ps</b> <b>-100 ps</b>	Change serial interface setting to optimize ADC dynamic performance
DRDA Tuning (Data Ready Delay Adjust) Range Step [D2- D0]-[D6- D6] at address 111	-560 to +420 ps 140 ps	<b>-340 to +255 ps</b> <b>85 ps</b>	Check and retune, if needed, the ADC to FPGA communication timings
FiSDA Tuning (Fine Sampling Delay Adjust) Range Step [D10- D6] at address 111	-64 to +120 ps 8 ps	<b>-60 to +60 ps</b> <b>4 ps</b>	If FiSDA used for interleaving mode, recheck the SDA fine tuning process
Built-in Test mode ramp active ADC I ADC Q	Need CLKI or CLKQ for ADC I CLKI or CLKQ for ADC Q	<b>Need</b> <b>CLKI for ADC I</b> <b>CLKQ for ADC Q</b>	Adapt application if ramp must be used
Built-in Test mode ramp active Maximum clock rate DMUX 1:1 data change every..... DMUX 1:2 data change every..... D1 At Address 110	750 Msps clock cycle 2 clock cycles	<b>1 Gsps</b> <b>2 clock cycles</b> <b>2 clock cycles</b>	Adapt FPGA if Built-in Test mode active and ramp used in DMUX 1:1
Chip version test bit D2 at address 000	Not available	<b>Available</b> <b>Chip version test bit active</b> <b>bit D2 = 0</b> <b>-&gt; Output bit CAL change</b> <b>to high level</b>	

# Dual 8-bit 1

## 2.3 Timings

**Table 2-3.** Timings

Parameter	AT84AD001B	AT84AD001C	Migration Recommendation
Output data clock centering versus output data DMUX 1:1	Not always centered. (Fixed delay between clock and data)	<b>Clock always centered versus data (rising and falling edge)</b>	Check and, if needed, retune the ADC to FPGA communication timings
Output data clock centring versus output data DMUX 1:2 and Fs/4	Not always centered. (Fixed delay between clock and data)	<b>Clock always centered versus data (rising and falling edge)</b>	Check and, if needed, retune the ADC to FPGA communication timings
Pipeline delay Nominal mode  DMUX 1:1: Port A DMUX 1:2: Port A DMUX 1:2: Port B	 3.5 4 3	 5 5 4	 Adapt application if sensitive to pipeline delay
Pipeline delay Transparent T/H mode  DMUX 1:1: Port A DMUX 1:2: Port A DMUX 1:2: Port B	 3 3.5 2.5	 4.5 4.5 3.5	 Adapt application if sensitive to pipeline delay
DDRB Reset		DDRB reset is needed whenever the following functions are changed: <b>DMUX mode</b> <b>FS/2 – FS/4 function, clock frequency</b>	Adapt application if this function is changed (DDRB reset mandatory)
Aperture delay: TA	1 ns	0.8 ns	Adapt application if sensitive to aperture delay

Note: The rising edge of output clock in DMUX 1:2 and Fs/2 mode is always centred on output data in both AT84AD001B and AT84AD001C.

### 3. Application Information

This section discusses the implementation of changes described above.

#### 3.1 Gray Mode and Chip Version Test Bit

##### AT84AD001B

Serial interface setting at address '000': bit D2

**Table 3-1.** Gray

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
X	X	X	X	X	X	0	X	X	X	X	X	X	Binary/Gray	X	X

Binary mode bit D2 = 1 (default value)

Gray mode bit D2 = 0

##### AT84AD001C

Serial interface setting at address '000': bit D2

**Table 3-2.** Chip Version

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
X	X	X	X	X	X	0	X	X	X	X	X	X	ChipVersion	X	X

Chip version test bit inactive bit D2 = 1 (default value)

Chip version test bit active bit D2 = 0 -> output bit CAL change to high level

#### 3.2 Internal Setting Adjustment (ISA) Recommended Setting

Recommended setting for optimal setting

**Table 3-3.** Serial Interface Setting at Address '100'

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0	0	1	0	0	0	0	Channel Q			Channel I		

# Dual 8-bit 1

**Table 3-4.** ISA

Mode	AT84AD001B Value	Programming D2 to D0 and D5 to D3	AT84AD001C Value	Programming D2 to D0 and D5 to D3
DMUX 1:1	-50 ps	011	0 ps	100 (default value)
DMUX 1:2	-50 ps	011	-100 ps	010

## 3.3 Output Clock Data Rate Fs/2 or Fs/4

### AT84AD001B

Serial interface setting at address '000': bit D14

**Table 3-5.** Fs/4 or Fs/2

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
X	OutputDataRate	X	X	X	X	0	X	X	X	X	X	X	X	X	X

**Fs/4** Output clock Data Rate D14 = 0 (default value)

**Fs/2** Output clock Data Rate D14 = 1

## 3.4 Data Ready Delay Adjust (DRDA)

**Table 3-6.** Serial Interface Setting at Address '111'

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
X	X	X	X	X	X	X	X	X	X	Channel Q			Channel I		

**Table 3-7.** DRDA

Programming D2 to D0 and D5 to D3	AT84AD001B Value Step 140 ps	AT84AD001C Value Step 85 ps
000	-560 ps	-340 ps
100 (default value)	0 ps	0 ps
111	420 ps	255 ps

## 3.5 Fine Sampling Delay Adjustment (FiSA) on Channel Q

**Table 3-8.** Serial Interface Setting at Address '111'

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
X	X	X	X	X	Channel Q					X	X	X	X	X	X

**Table 3-9.** FiSA

Programming D10 to D6	AT84AD001B Value Steps 8 ps	AT84AD001C Value Step 4 ps
11000	-64 ps	-60 ps
0000 (default value)	0 ps	0 ps
01111	120 ps	60 ps



## How to reach us

Home page: [www.e2v.com](http://www.e2v.com)

### Sales offices:

#### Europe Regional sales office

##### e2v ltd

106 Waterhouse Lane  
Chelmsford Essex CM1 2QU  
England  
Tel: +44 (0)1245 493493  
Fax: +44 (0)1245 492492  
mailto: [enquiries@e2v.com](mailto:enquiries@e2v.com)

##### e2v sas

16 Burospace  
F-91572 Bièvres Cedex  
France  
Tel: +33 (0) 16019 5500  
Fax: +33 (0) 16019 5529  
mailto: [enquiries-fr@e2v.com](mailto:enquiries-fr@e2v.com)

##### e2v gmbh

Industriestraße 29  
82194 Gröbenzell  
Germany  
Tel: +49 (0) 8142 41057-0  
Fax: +49 (0) 8142 284547  
mailto: [enquiries-de@e2v.com](mailto:enquiries-de@e2v.com)

#### Americas

##### e2v inc

520 White Plains Road  
Suite 450 Tarrytown, NY 10591  
USA  
Tel: +1 (914) 592 6050 or 1-800-342-5338,  
Fax: +1 (914) 592-5148  
mailto: [enquiries-na@e2v.com](mailto:enquiries-na@e2v.com)

#### Asia Pacific

##### e2v ltd

11/F.,  
Onfem Tower,  
29 Wyndham Street,  
Central, Hong Kong  
Tel: +852 3679 364 8/9  
Fax: +852 3583 1084  
mailto: [enquiries-ap@e2v.com](mailto:enquiries-ap@e2v.com)

#### Product Contact:

e2v  
Avenue de Rochepleine  
BP 123 - 38521 Saint-Egrève Cedex  
France  
Tel: +33 (0)4 76 58 30 00  
**Hotline:**  
mailto: [hotline-bdc@e2v.com](mailto:hotline-bdc@e2v.com)

Whilst e2v has taken care to ensure the accuracy of the information contained herein it accepts no responsibility for the consequences of any use thereof and also reserves the right to change the specification of goods without notice. e2v accepts no liability beyond that set out in its standard conditions of sale in respect of infringement of third party patents arising from the use of tubes or other devices in accordance with information contained herein.