
















FRONT_PANEL



Title: Top schematic for hierarchical sheet structure

Project: FMC ADC with 4 DC-coupled ch., 500 MSPS, 14 bit

Website: www.iamelectronic.com

Date: 19.02.2020


Engineer: PFH

Rev: C


Sheet: 1 / 10




SMA front panel inputs




Mounting holes (ruggedized, primary)




Mounting holes (ruggedized, secondary)



Thermal interfaces (primary and secondary)



Mounting holes (commercial grade)



Place RT for shorting TGND and GND. TGND WILL BE NO CURRENT RETURN PATH!

Logos on Silkscreen



Fiducials on Top



Fiducials on Bottom



Title: Front panel connectors (5x SMA, mounting holes, thermal interfaces and logos)

Project: FMC ADC with 4 DC-coupled ch., 500 MSPS, 14 bit

Website: www.iamelectronic.com

Date: 19.02.2020


Engineer: PFH

Rev: C



Sheet: 2 / 10



High-pin count (HPC) connector, low-pin count (LPC) only banks



EEPROM for FRU data



Title: FMC Connector (LPC pins of HPC connector), EEPROM (FRU) and LEDs

Project: FMC ADC with 4 DC-coupled ch., 500 MSPS, 14 bit

Website: www.iamelectronic.com

Date: 19.02.2020



Engineer: PFH

Rev: C

Sheet: 3 / 10

I A M
ELECTRONIC
Instrumentation And Measurement Electronics

High-pin count (HPC) connector, HPC only banks



Title: FMC Connector (HPC only pins)

Project: FMC ADC with 4 DC-coupled ch., 500 MSPS, 14 bit

Website: www.iamelectronic.com

Date: 19.02.2020


Engineer: PFH

Rev: C

Sheet: 4 / 10


Instrumentation And Measurement Electronics

DC/DC switching regulator for +5 V and -2.64 V




MODES:

- (1) SYNC=LOW, 1.2MHz
- (2) External Clock: from 1 MHz to 2.6 MHz (Low: max 0.4 V, High: min 1.3 V)



Post DC/DC linear regulators for noise filtering




Title: Power supply, DC/DC converter for split supply (+5 V and -5 V) and low noise LDOs (4.22 V and -1.02 V)

Project: FMC ADC with 4 DC-coupled ch., 500 MSPS, 14 bit

Website: www.iamelectronic.com
 Date: 19.02.2020
 Engineer: PFH

Rev: C
 Sheet: 5 / 10






Sync frequency range (adj version):
700 .. 1100kHz

DCDCSYNC2

MODES:

- (1) FREQ: Sync to external frequency
- (2) LOW: Auto PFM mode
- (3) HIGH: the device is in forced in PWMmode. The devices switches at the internal clock frequency (1 MHz)



Place R1 for 1.9 V output (recommended)

Title: Linear voltage regulators for analog supply voltages (3.3 V and 1.8 V)

Project: FMC ADC with 4 DC-coupled ch., 500 MSPS, 14 bit

Website: www.iamelectronic.com

Date: 19.02.2020

Engineer: PFH

Rev: C


Sheet: 6 / 10



Power supply filtering

Amplifier stage with passive low-pass filter

Common mode control



Title: Analog input channel with passive low-pass filter

Project: FMC ADC with 4 DC-coupled ch., 500 MSPS, 14 bit

Website: www.iamelectronic.com

Date: 19.02.2020

Engineer: PFH

Rev: C


Sheet: 7 / 10



Power supply filtering

Amplifier stage with passive low-pass filter

Common mode control



AMPLIFIER GAIN = 2.5 (7.9588 dB)

5th Order Chebyshev Lowpass
Cutoff Frequency = 550.0 MHz
Passband Ripple = 0.005 dB

TOTAL GAIN = 1.25 (1.9382 dB)

LP GAIN = 0.5 (-6.0206 dB)

Maximum input voltage range is
VS+/VS- +/-0.7 V
Maximum output voltage range:
VS+ -1.1V = 3.12 V, VS- +1.1V = 0.08V
deltaVout = 3.02 V
(no input protection for ADC required)

Power down (PD) is
internally pulled low by 50k.

Title: Analog input channel with passive low-pass filter

Project: FMC ADC with 4 DC-coupled ch., 500 MSPS, 14 bit

Website: www.iamelectronic.com

Date: 19.02.2020

Engineer: PFH

Rev: C


Sheet: 7 / 10



Power supply filtering

Amplifier stage with passive low-pass filter

Common mode control



AMPLIFIER GAIN = 2.5 (7.9588 dB)

5th Order Chebyshev Lowpass
Cutoff Frequency = 550.0 MHz
Passband Ripple = 0.005 dB

TOTAL GAIN = 1.25 (1.9382 dB)

LP GAIN = 0.5 (-6.0206 dB)

Maximum input voltage range is
VS+/VS- +/-0.7 V
Maximum output voltage range:
VS+ -1.1V = 3.12 V, VS- +1.1V = 0.08V
deltaVout = 3.02 V
(no input protection for ADC required)

Power down (PD) is
internally pulled low by 50k.

Title: Analog input channel with passive low-pass filter

Project: FMC ADC with 4 DC-coupled ch., 500 MSPS, 14 bit

Website: www.iamelectronic.com

Date: 19.02.2020

Engineer: PFH

Rev: C


Sheet: 7 / 10



Power supply filtering

Amplifier stage with passive low-pass filter

Common mode control



Title: Analog input channel with passive low-pass filter

Project: FMC ADC with 4 DC-coupled ch., 500 MSPS, 14 bit

Website: www.iamelectronic.com






Date: 19.02.2020

Engineer: PFH

Rev: C

Sheet: 7 / 10

Clock generation



Title: Clock generation and distribution (500 MHz ADC clock, 500 MHz transceiver clock and SYSREF)

Project: FMC ADC with 4 DC-coupled ch., 500 MSPS, 14 bit

Website: www.iamelectronic.com

Date: 19.02.2020

Engineer: PFH

Rev: C

Sheet: 8 / 10



A

B

C






D

A

B

C

D



Title: Analog-to-digital converter (ADC) Texas Instruments ADS54J54

Project: FMC ADC with 4 DC-coupled ch., 500 MSPS, 14 bit

Website: www.iamelectronic.com

Date: 19.02.2020

Engineer: PFH


Rev: C

Sheet: 9 / 10

I A M ELECTRONIC
Instrumentation And Measurement Electronics



GPIO Leds (green)

Power on LED



Single-ended LVCMOS 1.8V to LVDS translation (1.2V offset, ±350mV differential signaling)

Protection circuit for VADJ (circuit is on with VADJ at 1.8V, off at >2.1V)



Title: LEDs, VADJ protection, and level shifting for LVCMOS18 signals

Project: FMC ADC with 4 DC-coupled ch., 500 MSPS, 14 bit

Website: www.iamelectronic.com

Date: 19.02.2020

Engineer: PFH

Rev: C

Sheet: 10/ 10

