Sundance Multiprocessor Technology Limited Application Note

Form : QCF32 Date : 11 Februay 2009

Unit / Module Description:	SMT384 - Quad 125MSPS module
Unit / Module Number:	SMT384
Document Issue Number:	2
Issue Date:	15/12/2010
Original Author:	Philippe Robert

Application Note for SMT384

Sundance Multiprocessor Technology Ltd, Chiltern House, Waterside, Chesham, Bucks. HP5 1PS. This document is the property of Sundance and may not be copied nor communicated to a third party without prior written permission. © Sundance Multiprocessor Technology Limited 2009



Application Note SMT384

Revision History

Issue	Changes Made	Date	Initials
1	Original Version released	14/12/2010	PhSR
2	FPGA firmware update. Now adds link USB- Flash(SMT372T)	15/12/2010	PhSR

Table of Contents

1	Introduction	.4
2	Related Documents	.4
3	Block Diagram	.4
4	Software Setup	.6
5	Hardware Setup	.6
6	ISE project	.8
7	Code Composer 4 workspace	.9
8	SMT6002 - Flash Utility for FPGA modules.	12

1 Introduction

The purpose of this application note is to show how an SMT384 can be used when coupled with an EVP6472 platform.

The EVP6472 platform is composed of an SMT111 (single TIM carrier module) and an SMT372T, which is a multi-core DSP and FPGA processor board based on two of TI's TMS320C6472 DSPs and one Xilinx Virtex5 FX30T FPGA (-1 speed grade).

Such system comes with an example code for the FPGA (Virtex 5 on SMT372T) and the DSPs (C6472).

The SMT384 is a quad 125-MSPS ADC module that can plug on top of the SMT372T. Converters are 14-bit. The board has got a reference circuitry that can be used to lock the on-board VCXO (245.76 MHz).

The FPGA firmware has been compiled with ISE12.2 and the DSP code has been compiled with Code Composer 4.1.2. The XDS560 is used as an emulator so Code Composer can connect to the multi-core DSPs.

DSPs (SMT372T) are programmed via JTAG (XDS560 emulator). The FPGA (SMT372T) can be programmed either by JTAG (Xilinx programming cable – USB) or by booting from flash memory.

2 Related Documents

We encourage you to take a look at all the documents listed below in order to have a good understanding of the architecture of all modules:

- <u>SMT384</u>,
- <u>SMT372T</u>,
- <u>SMT111</u>,
- <u>EVP6472</u>,
- EVP6472.com website,
- <u>Sundance SLB mezzanines</u>,
- How to assemble an EVP6472,
- Using the EVP6472 with Code Composer4 (Video),
- <u>SMT6002</u> Flash Utility for FPGA modules.

3 Block Diagram

The block diagram shows the carrier board (*SMT111*), the SLB base (*SMT372T*) and the SLB mezzanine modules (*SMT384*).

Below is shown a block diagram of the entire system.



Application Note SMT384

Last Edited: 15/12/2010 15:14:00

4 Software Setup.

Code Composer from Texas Instrument needs to be installed (version 4.1.2 is the version on which the code has been developed) and Xilinx ISE (version 12.2 is the version that has been used to develop the firmware).

SMT6002 might also be required if it is intended to program the flash memory on the SMT372T via USB (SMT111).

5 Hardware Setup

The SMT372T is mounted on the SMT111 to make the EVP6472 – you can refer to the following video for more details: <u>Sundance SLB mezzanines</u>.

Prior to adding the SMT384 to the system, double check that the SLB IO voltages are set to 3.3V. They are jumpers *JP1 and JP2* on the SMT372T and they should be on *position 1-2*.

Two <u>SLB Extenders</u> are required – one of top of each other in order to leave a gap big enough for the DSP heatsinks.

Switches (SW1) on SMT372T should **1=OFF, 2=OFF, 3=ON and 4=OFF**. This setting allows the flash to be accessed from the USB interface, via comport3. When the SMT6002 (Flash Utility for FPGA modules) tool has completed loading the new custom bit-stream, re-power the board and the FPGA should be configured with the newly loaded firmware. Because the FPGA configures itself from flash and is not managed by a CPLD as in other Sundance TIM's, there can only be one firmware loaded at a time, in position 0. For further information on the SMT6002, see the SMT6002 Help.

The XDS560 should be connected to JTAG1 on the carrier board. The Xilinx programming cable should be connected to JP4 on the SMT372T. The system demonstration runs on the hardware using Code Composer 4 as a debugging tool to load and run the application into DSP A.

A 12-Volt power supply is also required on JP2 (SMT111).

The photo below shows where connectors are:



Note that it is recommended to use the hardware in a non-closed environment in order to provide enough cooling airflow. In the case where more FPGA and DSP activity is implemented, extra cooling might be required.

6 ISE project.

An ISE project is provided. It gives the source code for the standard firmware. It is called *SMT384.xise* and can be open with *Project Navigator* (ISE 12.2 or above).

E Project Navigator (M. 63c) - D/Mondance/SMT	372TV immeate/JPGA/ant/3721 fa30	INCORPORATORIA SATORA IN	Design Summary]					
le Edt Vew Project Source Process Tools W	Window Lavour Help	Contraction of the second second	120					
· BOX SOX SOIL	/ # 8 8 / 3 × 3 =	TO PR PER V						
	La Design Overview Cest	de Widows	Pressee	and Frank Propert N	Labor (12/15/2010 - 10:30.52			
Yese: 🛞 🎲 Inglementation 🔿 🚮 Simulation 🛛	D EXProvement	Protect Files	2017304.004	Para	are forural	the firmers		
Nerardiy	Module Level Utilization	March de Namer	Francessifteen	local.	Incoherent allow Distant		on Nie Generated	
E SHI3H	Tening Constraints	Target Device: c547.00-0965 Product Version 19712.2 Participation		- Direct	The Party States			
S.A. framerations and Differents	Cick Report				a Manufacture	4171 1000	and the second	
1 Inclutor_stail_25mhg - molator_1 - rti (D)	Rate Tening	Participant Parts			a franchise franchise	Altour	Annalatal, Box Part	
1.) Heartbeat_bps - Heartbeat_respor	G Eners and Stamings	Paratine Strategier (http://www.internet.org)			a Timore Constraints	ALCOURT A	and that	
Liter - for - struct (Crift ordered (MTT) - 44	Sunthesis Messages	Texture and the second			allie of Thesian Learns	D /Terms	Physical Activity	
# 1 fash_interface - flash_interface - str.	Translation Messages	Line sector.	and an and an and a second		Freide spranty scores	lo titata	CINESAL CONTRACTOR	
01/Sundance(SHT372T/Ferrara s/FFGAI	Rap Messages							
	Timera Messageri		De	rvior Utilization Sur	entary			
	Etgen Messages	Silice Logic Utilization		thed	Available	Unkration	Pote(x)	
	All Current Messages	Number of Sice Registers		3,	,208 20,480	155	-	
	Synthesis Report	Number used as Filo Filos		3	,208			
() () () () () () () () () ()	Translation Report	Number of Sice LL/Te	2.	,880 23,480	149			
No Processes Running	Figst Report	Number used as logic		2	,866. 20,480	129		
warmer FrameworkFoota - shire!	 Post-PAk Static Tening Report. 	Number using O6 output only		2,	,472			
E Design Summary Reports	Preser Suppri	faulter using OS subjuit only			159			
Design Ublittes	Secondary Reports	Number using 05 and 06		1 2	294			
Contraction VIT	Web5ak Report	Number used as Memory		1	1 6,000	19		
Ca. Inglement Design	M Webfak Log He	Number used as Shift Register			1			
Of Generate Programming Ne		Number using O6 output only			1			
der Analyse Target Device		Number used as exclusive route-thru			13			
a contraction provide a second second		Number of route-thrue		2	177			
		Number using O6 output only			109			
		Number using OS output only			7			
		Number using Of and Of-		-	1			
		Number of occupied Silves		1	.523 5.120	299		
		Number of ULT File Place pairs used			330			
	Ceage Properties	Number with an unused Hip Plap		1	.122 4.330	27		
	Crubie Hessage Filterrig	Number with an unused LUT		1	450 4.330	327		
	Costonal Ceregn Summary Contents 9 Show Reling Constraints 9 Show Wantings 9 Show Ensis	Number of Fully used LUT-PP pairs		1	,758 4.330	401		
		Number of unspe control sets			130			
		Number of sitie register siles last to control set restrictione			227 20,480	19		
		Number of bonded 205s			100 360	529		
		Number of LOCed 308s			180 180	2004		
		100 Flip Plans			130			
		Number of BiocleAMINTPO			17 68	179		
		Number using SlockFAPI only		-	12			
		and the second sec					-	

The block diagram below shows how blocks are connected within the firmware:



Application Note SMT384

Page 8 of 12

Once the project has compiled, the bitstream created (*frameworkfpga.bit* that can be found in the SMT384 directory) can be loaded into the FPGA using the programming cable.

Note that in order to use the USB to load the bitstream into the flash (and boot the FPGA from it), a link (Xlink) has been added to the design between Comport3 and the flash.

All options used to compile the project are saved in the project file so no alterations to the project are required.

The firmware implements all the interfaces required to drive the SMT384 as well as an Ethernet link between the FPGA and DSPA (SMT372T).

Some IODELAY blocks have been implemented on the adc data lines. They can be dynamically programmed (VARIABLE mode). Delays (decimal value between 0 and 63 – 1 step being equivalent to 78ps) are loaded by the DSP. This can be useful when the firmware is being altered and timing are changed, which means some delays might be adjusted.

7 Code Composer 4 workspace.

A Code Composer 4 workspace is provided. It gives the source code of the standard DSP software. DSPs are responsible for programming the SMT384 and collecting samples from the ADCs.

The workspace has been created with version 4.1.2 of the tool as it is the earliest version that provides enough compatibility with XDS560 emulator.

The workspace to open when prompted is *CodeComposer4Workspace*.

Fie Edit View Navigste Project Targe	"oos Scripts Window Help	
000000000000000000000000000000000000000	e lizza w lizza de con	
Di C/C++ Porteres bit -	D aver 22 0 017015	9 8
000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 Hinclude (stdie.h)	
~~~ E 4	2 Winclude (time, h>	
8 6 HFL 2 Host	3 #include "5%T384.b"	
SMT372T [Active - Debug]	4 #include "HPI_Functions.h"	
🗷 🔷 Dinaritis	5 #include "channel.h"	
<li>a 🛃 Includes</li>	D BARFING BIFFFD STOF MODIS 2048	
B Con Debug	8 Hdefine BJF SOURCE 0 MO // O+Ox-board 10-MHS Reference / 1=External Reference	
B Ch. Dahun	9 #define CLOCK_SOURCE 0x0 // 0-0r-board VCND ; 1-External Clock	
B- A channel h	10	
HPI_Functions.h	11 unsigned int Buffichernet chab(BUffER SILE WORDS)	
B B SMT304.h	12 unsigned where builtearint_craiporraw_picz_example;	
B LG C5472_INE.c	14 unsigned int Bufflthernet chod/BUFFER SIZE WORDS1;	
B C charged c	15 unsigned short BuffEthernet_che(BUFFER_SIZT_WORDS);	
(a) of the estable	16 unsigned short BuffEthernet_chd[BUFFER_SIZE_WORDS];	
🛞 🥵 main.c	17	
- Dirik.cnd		
- 📉 ent 313t_bleet reget Certiq aste	20 ////////////////	
	210 yoid SNT364 ShowConfig() // Configures ADCs, DAC and CLK registers.	
	12 4	
	<pre>int index=0;</pre>	
	24 25 Car (Indexe) - "Boost (Block (B	
	<pre>26 prist(*): Sequerer 0x02x = h02x (n*, (((hochOfBegistere[index)) divTFTF000)&gt;&gt;16), ElcobOfBegisters[index];;</pre>	
	27 3	
	18 )	
	29	
	30 ///////////	
	12 ////////////////////////////////////	
	33 Wyoid SMT384 SetConfiguunsigned int addr) // Configures ADCs and CLK registers.	
	34. ¢	
	<pre>int index=0;</pre>	
	16 knt WordToBeSent)	
	<pre>37 38 for (index=0 : index:(sizenf(Block)fRegisters)/sizenf(unsigned int)); index++' (</pre>	
	39 pristf("\t Seading rec 402x : 405x \s", index. (blockOfRegisters/index)(WRITE));	<u>v</u>
	<u> </u>	(B)
	Consta X	<u>∌ ⊽ ⊓ ⊡</u>
	C Buid [SM1372T] 0 errors, L7 warnings, 0 infos	
	Description 🔺	Resource
	🖬 🕼 Warnings (17 items)	
	Instance of the second se	nain.c
	tunkton declared implicity	man.c
	Control of a state of the	train.c
		Dain.C
	8 Junction declared implicitly	nain.c
	variable "y" was declared but never referenced	main.c
	A variable "swapp" was declared by the end of the en	IPI_horitosh
	d. variable "nemptr' was distance but never referenced	HPI. Functions.h
	variable "nemptr" was disclared but never referenced	HPI_Punctions.h
	<ul> <li>verse ra_port_static distribution</li> <li>versibility is consistent distribution and an experimental distribution of the state is set of the state is set.</li> </ul>	UPL Prostions.h
	A satisfie "Provide Up and the satisfies of the sati	main.c
	8 variable "wr_structure_address" was declared but never referenced	HP1_Hunctions.h
	variable "ver_structure_address" was set out never used	HPI_Functions.h
C 3		(2)
E = •		

The DSP uses only one Ethernet link between for all communications (control and data) the FPGA and the DSP. In order to do so, DSPs have to have their internal pll initialised. An initialisation process is also required. Once done, you should see *D6 and D7* (*SMT372T*) *flashing*.

This is what is done at the very beginning of the code (main.c). SMT384 registers can then be programmed. Once clocks and adcs are programmed LED5 and LED7 should be flashing. They reflect an image of the sampling clocks of respectively ADCa&b and ADCc&d.

Clocks are programmed in such way that the on-board 10-MHz reference signal is used to lock the on-board VCXO (245.76MHz). ADCs are clocked at half the VCXO frequency, which is 122.88MHz. An external reference can also be used to lock the VCXO as well as an external sampling clock. In order to so do, register settings have to be changed (they can be found in smt384.h – **BlockOfRegisters**). More details of the registers can be found in the <u>SMT384 User Manual</u>.

In order to gather samples, four separate buffers have been declared in the code.

**BuffEthernet_cha**, **BuffEthernet_chb**, **BuffEthernet_chc** and **BuffEthernet_chd** are all four 2k-sample buffers. They can be used directly to visualise the samples (for instance using a Memory window under Code Composer that points to one of the buffers) or to plot them using a Graph window.

Graph Properties	
Property	Value
🖃 Data Properties	
Acquisition Buffer Size	2048
Dsp Data Type	16 bit unsigned integer
Index Increment	1
Q_Value	0
Sampling Rate HZ	1
Start Address	BuffEthernet_cha
🖃 Display Properties	
Axis Display	🖌 true
Data Plot Style	Line
Display Data Size	2048
Grid Style	Major Grid
Magnitude Display Scale	Linear
Time Display Unit	sample
🖃 Misc	
Use Dc Value For Graph	🗌 false
	Import Export OK Cancel

The project can be run in debug mode so a pointer can be placed in the while(1) loop and each time the DSP stops, graph and memory windows are updated.



Note that one environment variable might need to be added in order for the compiler to use and find specific libraries. It is done by right-clicking the active project, then go to Build Properties, and in the environment tab, you need to add *CSL_INSTALL_DIR* to point to the CSL_C6472 directory. The picture below shows the location of the directory when the project has been done:

the	location	1 OI	the	directory	when	the	e project	nas	been	aone:
🐨 Proj	perties for SMT37	2T (Filtered)								
type fil	ter text	C/C++ Buil	d							(⇒ - ⇒ -
	<del>certoxt</del> <b>F</b>	C/C++ Buil Active config Project Type: Configuration Tool Setting Environme Configuration User Varie Name CSL_TVS	d uration C6000 : Debug : Settings is Build Settings is Build Settings is Build Settings is Build Settings is Build Settings is TalL_DIR	Build Steps Error Parse Value D:\Sundance\SMT372	rs Binary Parser	Environment 472	Macros			Manage New Edit Undefine Delete
		System Va	ariables	L es t						
		Name	parent level variat	Value					Restore Defaults	
?									ОК	Cancel

## 8 SMT6002 – Flash Utility for FPGA modules.

In order to program the flash (SMT372T) from the USB, simply connect a USB cable to JP4 (SMT111). The board will be detected as a Sundance USB product (SMT111 should appear as well).

The SMT6002 host application can be started. Because the flash is connected directly to the FPGA, it means it can only boot from one location. To load a new bitstream, start by *deleting* any existing and *add* the new one. Press *Comit* to start the process. Once completed, power off and on the system. It will then boot from the new bitstream just stored in flash.

Sundance Flash Programming Utility for FPGA-Only Module	
FPGA modules	
General Advanced	
TIM type TIM SMT351T	
- FPGA bitstream	
Index File Name Type P Addr Addres	5
U D:\Sundance\SMT372T\Firmware\FPGA\smt372t-fx30t_smt Bitstream U UxU Dasic	
Add Edit Delete	
Comm	it
Help Cancel OK	

Note that for some version of the Sundance software, the SMT372T can be detected as an SMT351T. This has been corrected for future release and causes no problems at all for the programming process.

In case the bitstream stored into flash is corrupted or shows any problem with link (comport3-Flash), the JTAG will have to be used to come out of the situation and reload the bitstream provided.