

<b>iUnit / Module Description:</b>	Dual C6472 EVM
<b>Unit / Module Number:</b>	SMT372T
<b>Document Issue Number:</b>	2.0
<b>Issue Date:</b>	24 <sup>th</sup> June 2013
<b>Original Author:</b>	Graeme Parker

# Product Specification for **SMT372T**

Sundance Multiprocessor Technology Ltd, Chiltern House,  
Waterside, Chesham, Bucks. HP5 1PS.

This document is the property of Sundance and may not be copied  
nor communicated to a third party without prior written  
permission.

© Sundance Multiprocessor Technology Limited 2009



Certificate Number FM 55022

## Revision History

Issue	Changes Made	Date	Initials
1.0	First release.	12 <sup>th</sup> May 2009	GKP
1.1	Update.	14 <sup>th</sup> May 2009	GKP
1.2	Added top RSL connector.	14 <sup>th</sup> May 2009	GKP
1.3	Added FPGA I/O table.	19 <sup>th</sup> May 2009	GKP
1.4	Corrected number of McBSPs, and their connectivity. Changed the Ethernet PHY model. Commented that the DSPs' GPIO driver LEDs.	26 <sup>th</sup> May 2009	GKP
1.5	Removed reference to 16 GTX on FX70.	16 <sup>th</sup> July 2009	GKP
1.6	Updated board layout drawing.	8 <sup>th</sup> Sept 2009	GKP
1.7	Corrected McBSP references to UTOPIA	11 <sup>th</sup> March 2010	GKP
1.8	Added JP4 detail	4 <sup>th</sup> May 2010	GKP
1.9	Added DSP GPIO section	7 <sup>th</sup> July 2010	GKP
1.10	Added RJ45 pin-out detail and link the SMT562E. Corrected part number typo.	20 <sup>th</sup> January 2011	GKP
1.11	Added max FPGA power details.	30 <sup>th</sup> Nov 2011	GKP
2.0	Major update: Added FPGA pin out. Update DIP switch description.	24 <sup>th</sup> June 2013	GKP

# Table of Contents

<b>1</b>	<b>Introduction / Description.....</b>	<b>4</b>
<b>2</b>	<b>Related Documents .....</b>	<b>4</b>
<b>3</b>	<b>Acronyms, Abbreviations and Definitions .....</b>	<b>4</b>
<b>4</b>	<b>Block Diagram.....</b>	<b>5</b>
<b>5</b>	<b>Module Description .....</b>	<b>6</b>
5.1	TI C6472 DSP .....	6
5.1.1	DSP Clock .....	6
5.1.2	DSP Boot .....	6
5.1.3	GPIO.....	6
5.1.4	SRIO .....	6
5.1.5	I2C.....	6
5.1.6	UTOPIA.....	7
5.1.7	HPI.....	7
5.1.8	DDR2 Memory (DDR533).....	7
5.2	FPGA.....	7
5.2.1	JTAG .....	7
5.2.2	SLB (Sundance Local Bus).....	8
5.2.3	ComPort.....	8
5.3	Ethernet PHY.....	8
5.4	CPLD.....	9
5.5	DIP Switch .....	9
5.6	DSP JTAG .....	9
5.7	LEDs.....	10
5.8	RSL.....	10
5.9	Flash.....	10
<b>6</b>	<b>Board Layout.....</b>	<b>11</b>
<b>7</b>	<b>FPGA I/O Allocation.....</b>	<b>12</b>
7.1	FPGA Pin Out .....	13
<b>8</b>	<b>Support Packages .....</b>	<b>24</b>
<b>9</b>	<b>Physical Properties .....</b>	<b>24</b>
<b>10</b>	<b>Verification, Review &amp; Validation Procedures .....</b>	<b>25</b>
<b>11</b>	<b>Safety .....</b>	<b>25</b>
<b>12</b>	<b>EMC .....</b>	<b>25</b>
<b>13</b>	<b>Ordering Information.....</b>	<b>25</b>

## **1 Introduction / Description**

The SMT372T is a dual C6472 single width TIM comprising:

- 2 TI C6472 6-core DSPs
- Xilinx Virtex5 FXxxT FPGA
- Two x16 DDR2 devices per DSP
- 10/100/1000 Ethernet PHY
- RSL connectors
- 64MByte flash memory

## **2 Related Documents**

Xilinx Virtex5 documentation:

<http://www.xilinx.com/support/documentation/virtex-5.htm>


A wiki for the SMT372T can be found here:

<http://wiki.sundance.com/index.php/SMT372T>

## **3 Acronyms, Abbreviations and Definitions**

A list of acronyms etc: <http://www.sundance.com/web/files/static.asp?pagename=acc>

## 4 Block Diagram



## 5 Module Description

### 5.1 TI C6472 DSP

The SMT372T module includes two TI C6472 DSP devices. Each C6472 incorporates 6 cores running at 500-625MHz.

#### 5.1.1 DSP Clock

A 25MHz oscillator is buffered and routed to the DSPs' PLL1 and PLL2 inputs. These are used to generate the core and EMAC clocks. The core clock multiplier can be selected to operate the device at 500-625MHz. The EMAC always runs with a x20 PLL multiplier.

#### 5.1.2 DSP Boot

Upon power-up or soft reset, the FPGA will configure itself from the byte-wide flash memory. After configuration, the FPGA will load the DSPs' megamodules' boot code using HPI. The megamodules will then be released from reset and further application loading can be either from flash or from an interface provided by the FPGA (RSL, ComPort).

#### 5.1.3 GPIO

DSP1 has a single GPIO connection made available on the TIM connector. GP04 is connected to UDP1 (TIM pin 1). DSP2 has two GPIO connections to the TIM connector. GP04 is connected to UDP2 (TIM pin 3), and GP03 is connected to UDP6 (TIM pin 9).

#### 5.1.4 SRIO

Each DSP has 2 SRIO interfaces. One SRIO from each DSP is connected together. The second SRIO from each DSP is connected to the FPGA. The SRIO external clock speed is 125MHz allowing operation at 1.25 and 2.5Gbps. This is the same speed as the Sundance RSL implementation.

#### 5.1.5 I2C

Each DSP has an I2C connection to the FPGA. This is a slow serial interface running at up to 400kHz. This is the simplest mechanism for the DSP to access the FPGA.

### **5.1.6 UTOPIA**

Each DSP has a single 16-bit UTOPIA port.

The UTOPIA from DSP1 is connected to the FPGA. The remaining UTOPIA is un-connected.

A total of 50 FPGA I/O pins are needed for this interface.

### **5.1.7 HPI**

A 16-bit interface exists from the DSPs to the FPGA using 26 I/O pins.

This is a DSP slave interface with the FPGA as the master. This interface is the mechanism by which the DSPs' boot code is loaded.

Access to all of the DSPs' resources can be made through the HPI.

The HPIs to the DSPs are independent.

### **5.1.8 DDR2 Memory (DDR533)**

Two 16-bit wide devices are used for each DSP. Using 2G bit devices provides for 256Mbytes of memory per DSP.

The memory clock speed is 266MHz.

## **5.2 FPGA**

A Xilinx Virtex-5 FXT device interfaces to both DSPs, the Ethernet PHY, flash memory, external GTX/RSL connectors, and other TIM resources.

The FPGA is set to master slave map configuration. Upon reset or power-up, the FPGA will configure itself from the flash memory.

See Physical Properties section for power consumption details.

### **5.2.1 JTAG**

A 6-pin header is provided to enable programming and debugging of the CPLD and FPGA. The location of this header, JP4, is shown on the board layout drawing.

The pin-out is as follows;

TMS	TDI	TDO
4	5	6
1	2	3
VCC (3.3V)	GND	TCK

## 5.2.2 SLB (Sundance Local Bus)

A full implementation of the SLB is provided.

This interface incorporates 4 8-bit differential LVDS buses, general purpose LVTTL I/O, differential clocks and triggers. This interface uses 109 FPGA I/O pins.

The LVDS ports of this bus can operate at 2.5V or 3.3V; determined by jumper positions. JP1 selects the I/O voltage for the main data signals, and JP2 selects the I/O voltage for the control signals. Positions 1-2 is for 3.3V, position -3 for 2.5V.

## 5.2.3 ComPort


A single byte-wide ComPorts is be provided through the primary TIM connector. An interface within the FPGA translates ComPort traffic into SRIO data. This interface requires 12 FPGA I/O pins.

## 5.3 Ethernet PHY

A single Ethernet PHY (Marvell 88E1116) is connected to an FPGA MAC.

The DSPs' EMAC interfaces connect directly to the FPGA, and a soft router provides connectivity to the PHY and RJ45 connector/header. [Note: That a full RJ45 connector is not provided, but the signals are presented on a header.]

The pin-out of the Ethernet header is shown here:



There are three EMAC interfaces to the FPGA which requires 39 I/O pins, and a further 2 for the MDC/MDCIO interface.

It is recommended that the SMT562E be used for Ethernet connectivity (<http://www.sundance.com/web/files/productpage.asp?STRFilter=SMT562E>).

## 5.4 CPLD

A small Xilinx CPLD is provided which determines the DSPs' configuration after reset.

## 5.5 DIP Switch

A 4-way DIP switch is used to select module operating modes.

The DIP switch is connected directly to the FPGA. The status of the switch is visible in a read-only register by the DSPs.

Hence the functions set by the DIP switch is determined by the FPGA firmware. The default firmware results in the following:

DIP switch slider number				Mode
4	3	2	1	
On	On	On	On	DSPs boot from flash.
On	On	On	Off	Allow flash re-programming (using SMT6002).
On	On	Off	On	User defined.
On	On	Off	Off	3L Diamond mode.

## 5.6 DSP JTAG

For debugging the DSP using Code Composer Studio, the JTAG connection is made on the TIM carrier board via the TIM connector. Refer to the relevant carrier board information.

## **5.7 LEDs**

Each DSP has direct connection to two LEDs. These are for general purpose use and are driven by the GP(11:10)/CFGGP(1:0) pins.

The FPGA has direct connection to 4 LEDs. These are for general purpose use.

## **5.8 RSL**

The Virtex5FXT device in the FF665 package provides 8 lanes of GTX high-speed serial interfaces. Two are used to connect to the DSPs. The remaining 6 lanes are routed to the RSL connectors. Two lanes to each of the 3 connectors.

RSL communication can be routed to the DSPs' SRIO, or HPI interfaces.

## **5.9 Flash**

A byte-wide flash of 64M bytes provides storage for the FPGA configuration and DSP application.



The flash cannot be accessed directly from the DSP as the DSP does not have an external parallel memory interface.

Flash access by the DSP is implemented using SRIO or I2C cores within the FPGA. It is suggested that an area of flash can be reserved to store a default FPGA configuration. This area should not be modified by the user.

[Alternatively, a slow I2C command sequence could be initiated to the FPGA that signals the start of an HPI transfer of data to flash.]

This parallel flash requires 39 FPGA I/O pins.

## 6 Board Layout



## 7 FPGA I/O Allocation

Sub-system	Pin name	Pin count	Instances	Sub-total	Total
SLB	Data	64	1	109	109
	Control	21			
	Clocks	16			
	Misc	8			
Comm ports	Data	8	1	8	12
	Control	4		4	
Clock	All	3		3	3
Flash	Add	26	1	26	38
	Data	8		8	
	Ctrl	4		4	
UTOPIA	All	25	2	50	50
HPI	All	26	2	52	52
TTL & LEDs	All	8		8	8
TIM Interrupts	NMI/IACK/IIOF/RST	7		7	7
TIM timers	TCLK	2		2	2
DSP Timers	All	3	2	6	6
TIM reset	RESET	1		1	1
DSP reset	RESET	2		2	2
TIM C4x	CONFIG	1		1	1
EMAC	All	13	3	39	39
	Other	2		2	2
DIP Switch	All	4		4	4

## 7.1 FPGA Pin Out

Signal	BGA	Comment
--------	-----	---------

Clock, reset, interrupts, etc:

FPGA_CLK25	AB10	25MHz clock input
FPGARSTN	AB12	Reset input. Active low.
1WIRE	AD24	Interface to 1-wire device.
NMIN1	AB11	NMI input to DSP1. Active low.
NMIN2	AC11	NMI input to DSP2. Active low.
LRESETN1	E26	LRESET to DSP1.
LRESETN2	G24	LRESET to DSP2.
LRESETNMIENN1	E25	LRESETNMIEN to DSP1.
LRESETNMIENN2	E23	LRESETNMIEN to DSP2.
CRESEL1_0	F24	CORESEL bus for DSP1.
CRESEL1_1	G25	
CRESEL1_2	G26	
CRESEL2_0	G22	CORESEL bus for DSP2.
CRESEL2_1	F22	
CRESEL2_2	F23	
TIMA0	AD9	TIMI0 DSP1.
TIMA1	AD8	TIMI1 DSP1.
TIMA2	AC8	TIMO2 DSP1.
TIMB0	AA9	TIMI0 DSP2.
TIMB1	AB9	TIMI1 DSP2.
TIMB2	AC9	TIMO2 DSP2.
SCL1	AC13	I2C bus clock for DSP1.
SCL2	AC14	I2C bus clock for DSP2.
SDA1	AC12	I2C bus data for DSP1.
SDA2	AB14	I2C bus data for DSP2.

TIM interface:

NMI	AF24	Signals direct to TIM connector.
CONFIG	AD23	
IACK	AF25	
IIOF0	AF23	
IIOF1	AE23	
IIOF2	AE22	
PXITRIG1	AC26	
PXITRIG2	AD26	
PXITRIG3	AD25	
TCLK0	AE25	
TCLK1	AE26	

TIM ComPort connection:

C3D0	AB16	
C3D1	AC19	
C3D2	AB21	
C3D3	AB20	ComPort data bus.
C3D4	AB17	
C3D5	AB19	
C3D6	AC16	
C3D7	AB15	
C3D8	AA20	ComPort STROBE.
C3D9	Y21	ComPort RDY.
C3D10	AC17	ComPort REQ.
C3D11	AC18	ComPort ACK.

Sundance Local Bus interface (SLB):

CLOCKOUTIN	W25	
CLOCKOUTIP	W26	
CLOCKOUTQN	B20	SLB Differential Clocks.
CLOCKOUTQP	A20	
DATAOFRANGEIN	R26	
DATAOFRANGEIP	P26	
DATAOFRANGEQN	A13	SLB Data Out Of Range.
DATAOFRANGEQP	B14	
EXTTRIGERIN	R25	
EXTTRIGERIP	P25	
EXTTRIGERQN	A19	SLB External Trigger.
EXTTRIGERQP	A18	
FPGARS CLOCKN	D19	
FPGARS CLOCKP	C19	
FPGASYS CLOCKN	V23	SLB Auxiliary Clocks.
FPGASYS CLOCKP	W24	
MODE0	M21	
MODE1	L25	
PSENABLE0	M24	
PSENABLE1	M22	Various LVTTL signals. See SLB spec.
SERIALNUMBER	N23	
SMBCLK	F25	
SMBDATA	N26	
SMBNALERT	N24	

SIGNAL0	L24	
SIGNAL1	L22	
SIGNAL2	K25	
SIGNAL3	K22	
SIGNAL4	J26	
SIGNAL5	J24	SLB general purpose logic signals.
SIGNAL6	L23	
SIGNAL7	K26	
SIGNAL8	K23	
SIGNAL9	K21	
SIGNAL10	J25	
SIGNAL11	J23	
CNTRL0	N22	
CNTRL1	M26	
CNTRL2	N21	
CNTRL3	M25	
CNTRL4	J21	SLB general purpose logic signals.
CNTRL5	H24	
CNTRL6	H22	
CNTRL7	H26	
CNTRL8	H23	

SLB_DAIN0	AA24	
SLB_DAIN1	Y22	
SLB_DAIN2	W23	
SLB_DAIN3	P23	SLB data bus ch. AI -ve component.
SLB_DAIN4	V24	
SLB_DAIN5	V22	
SLB_DAIN6	U22	
SLB_DAIN7	R22	
SLB_DAIP0	AB25	
SLB_DAIP1	AA22	
SLB_DAIP2	Y23	
SLB_DAIP3	P24	SLB data bus ch. AI +ve component.
SLB_DAIP4	U24	
SLB_DAIP5	U21	
SLB_DAIP6	T22	
SLB_DAIP7	R23	
SLB_DAQN0	C24	
SLB_DAQN1	D20	
SLB_DAQN2	C26	
SLB_DAQN3	C21	SLB data bus ch. AQ -ve component.
SLB_DAQN4	A22	
SLB_DAQN5	A15	
SLB_DAQN6	C17	
SLB_DAQN7	C14	

SLB_DAQP0	D24	
SLB_DAQP1	D21	
SLB_DAQP2	B26	
SLB_DAQP3	B21	SLB data bus ch. AQ +ve component.
SLB_DAQP4	B22	
SLB_DAQP5	A14	
SLB_DAQP6	B16	
SLB_DAQP7	C13	
SLB_DBIN0	AB26	
SLB_DBIN1	AA23	
SLB_DBIN2	Y25	
SLB_DBIN3	R21	SLB data bus ch. BI -ve component.
SLB_DBIN4	V26	
SLB_DBIN5	W21	
SLB_DBIN6	T25	
SLB_DBIN7	T23	
SLB_DBIP0	AA25	
SLB_DBIP1	AB24	
SLB_DBIP2	Y26	
SLB_DBIP3	P21	SLB data bus ch. BI +ve component.
SLB_DBIP4	U26	
SLB_DBIP5	V21	
SLB_DBIP6	U25	
SLB_DBIP7	T24	
SLB_DBQN0	D25	
SLB_DBQN1	C22	
SLB_DBQN2	A17	
SLB_DBQN3	C23	SLB data bus ch. BQ -ve component.
SLB_DBQN4	A25	
SLB_DBQN5	A24	
SLB_DBQN6	C18	
SLB_DBQN7	C16	
SLB_DBQP0	D26	
SLB_DBQP1	D23	
SLB_DBQP2	B17	
SLB_DBQP3	B24	SLB data bus ch. BQ +ve component.
SLB_DBQP4	B25	
SLB_DBQP5	A23	
SLB_DBQP6	B19	
SLB_DBQP7	B15	

Flash memory interface:

FLASH_A<0>	H9	
FLASH_A<1>	G10	
FLASH_A<2>	H21	
FLASH_A<3>	G20	
FLASH_A<4>	H11	
FLASH_A<5>	G11	
FLASH_A<6>	H19	
FLASH_A<7>	H18	
FLASH_A<8>	G12	
FLASH_A<9>	F13	
FLASH_A<10>	G19	
FLASH_A<11>	F18	
FLASH_A<12>	F14	Flash address bus.
FLASH_A<13>	F15	
FLASH_A<14>	F17	
FLASH_A<15>	G17	
FLASH_A<16>	G14	
FLASH_A<17>	H13	
FLASH_A<18>	G16	
FLASH_A<19>	G15	
FLASH_A<20>	Y18	
FLASH_A<21>	AA18	
FLASH_A<22>	Y11	
FLASH_A<23>	AA10	
FLASH_A<24>	AA19	
FLASH_A<25>	Y20	
FLASH_D<0>	AA15	
FLASH_D<1>	Y15	
FLASH_D<2>	W14	
FLASH_D<3>	Y13	Flash data bus.
FLASH_D<4>	W16	
FLASH_D<5>	Y16	
FLASH_D<6>	AA14	
FLASH_D<7>	AA13	
FLASH_CE	Y12	Flash Chip Enable.
FLASH_OE	AA12	Flash Output Enable.
FLASH_RST	W11	Flash RESET.
FLASH_WE	AA17	Flash Write Enable.

Host Port Interface (HPI):

HASA	V6	
HCNTL0A	T8	
HCNTL1A	U6	
HCSA	W6	
HDS1A	U5	DSP1 HPI Control.
HDS2A	U7	
HHWILA	V7	
HINTA	T7	
HRDYA	T5	
HRWA	W5	
HDA<0>	W4	
HDA<1>	Y4	
HDA<2>	Y5	
HDA<3>	Y6	
HDA<4>	AF3	
HDA<5>	AF4	
HDA<6>	AD4	
HDA<7>	AE5	DSP1 HPI Data.
HDA<8>	AF5	
HDA<9>	AD5	
HDA<10>	AA5	
HDA<11>	AB5	
HDA<12>	AD6	
HDA<13>	AC6	
HDA<14>	AE6	
HDA<15>	AB6	

HASB	G4	
HCNTL0B	J5	
HCNTL1B	J6	
HCSB	F5	
HDS1B	H4	DSP2 HPI Control.
HDS2B	H6	
HHWILB	G6	
HINTB	K6	
HRDYB	K5	
HRWB	G5	
HDB<0>	R5	
HDB<1>	R7	
HDB<2>	R8	
HDB<3>	R6	
HDB<4>	P8	
HDB<5>	P6	
HDB<6>	N8	
HDB<7>	N6	DSP2 HPI Data.
HDB<8>	N7	
HDB<9>	M6	
HDB<10>	M7	
HDB<11>	L8	
HDB<12>	L7	
HDB<13>	L5	
HDB<14>	K8	
HDB<15>	K7	

Ethernet PHY interface:

PHYRST	H7	
PHYCOMA	G7	
PHYMDC	F12	
PHYMDIO	E11	
PHYRXC	A9	
PHYRXCT	E8	
PHYRXD0	E7	
PHYRXD1	B9	FPGA Ethernet PHY Interface.
PHYRXD2	C8	
PHYRXD3	E6	
PHYTXC	F7	
PHYTXCT	F8	
PHYTXD0	F9	
PHYTXD1	G9	
PHYTXD2	H8	
PHYTXD3	J8	

DSP Ethernet PHY interfaces:

RGMDCLKA	E21	
RGMDIOA	E10	
RGRDA0	A7	
RGRDA1	C6	
RGRDA2	C7	
RGRDA3	D8	
RGRXC0A	D6	
RGRXTL0A	C9	DSP1 Ethernet PHY interface.
RGTDA0	B10	
RGTDA1	A5	
RGTDA2	B6	
RGTDA3	D10	
RGTXC0A	B7	
RGTXCTL0A	D9	
RGMDCLKA	F20	
RGMDIOA	G21	
RGRDA0	B5	
RGRDA1	B4	
RGRDA2	A12	
RGRDA3	B11	
RGRXC0A	A10	
RGRXTL0A	A4	DSP2 Ethernet PHY interface.
RGTDA0	D11	
RGTDA1	C11	
RGTDA2	E5	
RGTDA3	D5	
RGTXC0A	B12	
RGTXCTL0A	C12	

### RSL/MGT/GTX Interfaces:

RIORX_POS13	R1	RIO 1 <sup>st</sup> Link
RIORX_NEG13	T1	
RIORX_POS12	V1	RIO 2 <sup>nd</sup> Link
RIORX_NEG12	U1	
RIORX_POS2	C1	RIR 2 <sup>nd</sup> Link
RIORX_NEG2	D1	
RIORX_POS3	F1	RIR 1 <sup>st</sup> Link
RIORX_NEG3	E1	
RIORX_POS8	AD1	RIQ 2 <sup>nd</sup> Link
RIORX_NEG8	AC1	
RIORX_POS9	AA1	RIQ 1 <sup>st</sup> Link
RIORX_NEG9	AB1	
RIOTX_POS13	P2	
RIOTX_NEG13	R2	
RIOTX_POS12	W2	
RIOTX_NEG12	V2	
RIOTX_POS2	B2	
RIOTX_NEG2	C2	As above but TX.
RIOTX_POS3	G2	
RIOTX_NEG3	F2	
RIOTX_POS8	AE2	
RIOTX_NEG8	AD2	
RIOTX_POS9	Y2	
RIOTX_NEG9	AA2	

### SRIO Interfaces:

SRIORXP1	H2	
SRIORXN1	J2	Connection to DSP2.
SRIORXP2	N2	
SRIORXN2	M2	
SRIOTXP1	J1	
SRIOTXN1	K1	Connection to DSP1.
SRIOTXP2	M1	
SRIOTXN2	L1	

### RSL/MGT/GTX Clocks:

REFCLKP_114	T4	125MHz clock.
REFCLKN_114	T3	
REFCLKP_116	D4	125MHz clock.
REFCLKN_116	D3	

Miscellaneous:

SW0	E16	DIP Switch.
SW1	D16	
SW2	E15	
SW3	D15	
LED0	E18	LEDs.
LED1	F19	
LED2	E20	
LED3	F10	

URA0	AF22	UTOPIA Interface to DSP1.
URA1	AB22	
URA2	AC22	
URA3	AC23	
URA4	AC24	
URCLAV	AC7	
URCLK	AF7	
URD0	AD15	
URD1	AD16	
URD2	AE16	
URD3	AF17	
URD4	AE17	
URD5	AD18	
URD6	AE18	
URD7	AF18	
URD8	AF19	
URD9	AD21	
URD10	AC21	
URD11	AD20	
URD12	AD19	
URD13	AE20	
URD14	AF20	
URD15	AE21	
URENB	AB7	
URSOC	AE7	
UXA0	AD14	
UXA1	AF13	
UXA2	AF14	
UXA3	AF15	
UXA4	AE15	
UXCLAV	AA7	
UXCLK	AE8	

UXD0	AF8	
UXD1	AA8	
UXD2	W9	
UXD3	AD11	
UXD4	AE11	
UXD5	V9	
UXD6	AF10	
UXD7	AF9	
UXD8	AE10	
UXD9	AD10	UTOPIA Interface to DSP1 (cont'd).
UXD10	W8	
UXD11	V8	
UXD12	AE12	
UXD13	AF12	
UXD14	AD13	
UXD15	AE13	
UXENB	Y8	
UXSOC	Y7	

## 8 Support Packages

TBA.

## 9 Physical Properties

Dimensions (approx.)	4.2"	2.5"
Weight		
Voltage	Current	
+12V	TBD	
+5V	TBD	
+3.3V	TBD	
-12V	0	
FPGA core power	8W max*	
MTBF		

\*The core power will vary within custom FPGA applications. For all envisaged FX30T based designs, the core power is not expected to exceed 5W. For modules incorporating the FX70T, a power requirement in excess of 8W is possible and must be managed during the FPGA design cycle. A 10W version of the SMT372T is available but not recommended for analog applications (where an SLB mezzanine is also used).

## **10 Verification, Review & Validation Procedures**

To be carried out in accordance with the Sundance Quality Procedures (ISO9001).

## **11 Safety**

This module presents no hazard to the user when in normal use.

## **12 EMC**

This module is designed to operate from within an enclosed host system, which is build to provide EMC shielding. Operation within the EU EMC guidelines is not guaranteed unless it is installed within an adequate host system.

This module is protected from damage by fast voltage transients originating from outside the host system which may be introduced through the output cables.

Short circuiting any output to ground does not cause the host PC system to lock up or reboot.

## **13 Ordering Information**

SMT372T-30	Virtex5 FX30T.
SMT372T-70	Virtex5 FX70T.