

SMT395Q

User Manual



Certificate Number FM 55022

Revision History

Date	Comments	Engineer	Version
12/04/05	First rev, based on 395	GP	1.0.0
20/05/05	Added: SDRAM memory map for DSPs Corrected: FPGA memory map	MS	1.0.1
14/05/05	Corrected: Block diagram	MS	1.0.2
08/11/05	Corrected: Comport description	MS	1.0.3
16/01/06	DDR links added	GP	1.0.4
03/03/06	ComPorts architecture added	SM	1.0.5
11/04/06	External power connector description added	SM	1.0.6
20/11/06	Changed DSPs' core clock to fixed osc.	GP	1.0.7

Table of Contents

Revision History	2
Table of Contents	3
Contacting Sundance	5
Notational Conventions	5
C60	5
Register Descriptions	5
Outline Description	6
Block Diagram	7
Architecture Description	8
TMS320C6416T	8
Boot Mode.....	9
<i>Flash Boot</i>	9
EMIF Control Registers.....	10
SDRAM	11
FLASH	11
FLASH Paging	11
Virtex-II Pro FPGA	12
External Clock	12
Version control	12
Reprogramming the firmware and boot code	12
FPGA resources	13
Interrupts.....	13
DDR SDRAM	13
SDB	13
SDB Clock selection	13
RSL.....	13
Global bus.....	13
ComPorts.....	14
CONFIG & NMI.....	15
Timer.....	15

IIOF interrupt.....	15
LED.....	15
TTL.....	15
System Control.....	16
Board Operating Parameters.....	19
Code Composer Studio.....	22
3L Diamond Issues.....	22
Operating Conditions.....	23
Safety.....	23
EMC.....	23
General Requirements.....	23
Power Consumption.....	23
PCB description.....	24
Component Side.....	24
Solder Side.....	25
Power Connector.....	26
Jumpers/Links.....	26
JP3 – Prog Sel.....	26
JP1 – FPGA JTAG.....	26
JP2- TTL I/O.....	27
SHB pin-out.....	27
RSL pin-out.....	27
Virtex Memory Map.....	28
FPGA Pinout.....	29
Bibliography.....	30
INDEX.....	31

Contacting Sundance

You can contact Sundance for additional information by logging onto the [technical support system](#).


Notational Conventions

C60

The terms C60, C64xx and TMS320C64xx will be used interchangeably throughout this document.

Register Descriptions

The format of registers is described using diagrams of the following form:



The digits at the top of the diagram indicate bit positions within the register and the central section names bits or bit fields. The bottom row describes what may be done to the field and its value after reset. Shaded fields are reserved and should only ever be written with zeroes.

R	Readable by the CPU
W	Writeable by the CPU
RW	Readable and writeable by the CPU

Binary digits indicate the value of the field after reset.

Outline Description

The SMT395Q is Sundance's 4th generation of Texas Instruments 'C6x DSP TIM ([Texas Instruments Module](#)). This module uses 4 [TMS320C6416T](#) DSPs which have clock speeds of up to 1GHz.

The module also includes a [Xilinx VirtexII-Pro](#) (XC2VP70FF1704) FPGA which is configured to provide 'C4x style ComPorts, a TIM compatible enhanced Global bus, two [Sundance High-Speed Busses](#) (SHBs), 14 [Sundance RSL](#), and other control functions.


The SMT395Q is, from the user's perspective, a multi-DSP version of the SMT395 Module, and an upgrade to the SMT361Q.

The SMT395Q is supported by the TI [Code Composer Studio](#) and [3L Diamond](#) RTOS to enable full MultiDSP systems with minimum efforts by the programmers.

The SMT395Q is a C64xx-based size 2 TIM offering the following features:

- ❑ Four TMS320C6416T processors running at 1GHz
- ❑ Four external 20MB/s ComPorts
- ❑ 320MB of DSP SDRAM (120MHz)
- ❑ 8MB Flash ROM for Bootloader and FPGA programming
- ❑ Global expansion connector
- ❑ High bandwidth data I/O via 2 Sundance High-speed Buses (SHB).
- ❑ 256MB DDR memory for FPGA
- ❑ Fourteen 2.5Gb/sec Rocket Serial Links (RSL) for Inter-Module communications
- ❑ Power and temperature monitoring

Block Diagram



Architecture Description

The SMT395Q TIM consists of 4 Texas Instruments TMS320C6416Ts running at up to 1GHz. Modules are populated with 320MBytes of SDRAM for the DSPs, and 256Mbytes of DDR memory for the FPGA.

A Field Programmable Gate Array (FPGA) is used to manage global bus accesses and implement four ComPorts and two Sundance High Speed Buses. This is a Xilinx Virtex-II Pro device.

TMS320C6416T

These processors will run with zero wait states from internal SRAM.

An on-board crystal oscillator provides the clock used for the C60. Alternatively an on-board clock synthesiser provides the clock for the C60 (build option). The synthesiser frequency can be altered under DSP control. These clocks are multiplied by 20 by the DSP.

The following table shows the main DSP characteristics.

Features	C6416T
DMA / McBSP / Timer	64/3/3
On-chip memory	1056KB
Speed	1GHz
Others	UTOPIA Viterbi and Turbo decoders

The SMT395Q implementation using this DSP provides interfaces using the EMIFs (External Memory Interfaces A & B), timers and JTAG.

The JTAG interface is provided to enable application debugging via a suitable JTAG controller and software. Typically, this will be an [SMT310](#) and TI Code Composer Studio. This is an invaluable interface which enables the application programmer to quickly debug a 'chain' of processors in single or multi-processor situations.

The EMIF_A is used to connect to a 120MHz, 64MB bank of SDRAM (128MB for DSP_A, and the VirtexII-Pro).

The flash (DSP_A only) is connected via EMIF_B as a 16-bit device. The EMIF_A supplies 4 'chip selects' which are used for these selections.

Boot Mode

The SMT395Q is configured to boot from flash after a reset.

Flash Boot

1. The processor copies a bootstrap program from the first part of the flash memory into internal program RAM starting at address 0.
2. Execution starts at address 0.

The standard bootstrap supplied with the SMT395Q then performs the following operations:

1. All relevant C60 internal registers are set to default values;
2. The FPGA is configured from data held in flash memory and sets up the ComPorts, the global bus and the Sundance High-speed Buses. This step must have been completed before data can be sent to the ComPorts from external sources such as the host or other TIMs;
3. A C4x-style boot loader is executed. This will continually examine the ComPorts until data appears on one of them. The bootstrap will then load a program in boot format from that port; the loader will not read data arriving on other ports. See “Application Development” for details of the boot loader format;
4. Finally, control is passed to the loaded program.

The delay between the release of the board reset and the FPGA configuration is around 2s for a SMT395Q.

A typical time to wait after releasing the board reset should be in excess of this delay, but no damage will result if any of I/Os are used before they are fully configured. In fact, the ComPorts will just produce a not ready signal when data is attempted to be transferred during this time, and then continue normally after the FPGA is configured.

EMIF Control Registers

The C6416 has two external memory interfaces (EMIFs). One of these is 64 bits wide, the other 16 bits.

The C60 contains several registers that control the external memory interfaces (EMIFs). A full description of these registers can be found in the [SMT6400 help file](#).

The standard bootstrap will initialise these registers to use the following resources:

Memory space (EMIF_A)	Resource	Address range
	Internal program memory (1M)	0x00000000 - 0x000FFFFFF
CE0	SDRAM (64Mbytes)	0x80000000 - 0x83FFFFFF
CE1	SDRAM (64Mbytes) DSP_A only	0x90000000 - 0x93FFFFFF
CE2	Virtex-II	0xB0000000 - 0xBFFFFFFF

Memory space (EMIF_B)	Resource	Address range
CE0	HPI of adjacent DSP	0x60000000 - 0x600000FF
CE1	2MB section of flash (DSP_A only)	0x64000000 - 0x640FFFFFF
CE2	FPGA PROG controls (DSP_A only). Write to this address to assert PROG and clear the FPGA configuration.	0x68000000
CE3	FPGA CCLK control (DSP_A only)	0x6C000000

The boot code sets-up the EMIF as follows:

GCTLB = 0x0001277C;

CECTL0A = 0x000000D0;

CECTL1A = 0x000000D0;

CECTL2A = 0xFFFFFFFF23

CECTL3A = 0x00000030;

SDCTRLA = 0x53227000;

CECTL0B = 0x10d20415;

```
CECTL1B = 0xFFFF50D13;  
CECTL2B = 0xFFFFFFFF23;  
CECTL3B = 0x105FFF23;  
SDEXTA = 0x53227000;
```

SDRAM

DSP_A has access to 128MB of SDRAM. DSP_B, C & D have 64MB. The SDRAM operates at the EMIF clock speed. It is typically 120MHz for the SMT395Q.

DSP_B, C & D have 64MB at address 0x80000000.

DSP_A has 128MB with 64MB at address 0x80000000, and 64MB at 0x90000000.

FLASH

An 8MB Flash ROM memory is provided with direct access by DSP_A. This device contains boot code for the DSP and the configuration data for the FPGA.

This is a 16-bit wide device.

The flash device can be re-programmed by the DSP at any time. There is a software protection mechanism to stop most errant applications from destroying the device's contents.

Note that the flash memory is connected as a 16-bit device, but during a C6x boot (internal function of the C6x) only the bottom 8 bits are used.

As the C60 only provides 20 address lines on its EMIF_B, two GPIO lines (9 and 10) are used to access this device. So the device should be seen as divided in 4x 2MB pages.

FLASH Paging

Selecting the visible flash memory page (4 pages of 2Mbytes) involves setting up the GPIO registers bit 9 and 10. Make sure that the setup of the other GPIO is kept untouched as they are used for external interrupt and leds.

Virtex-II Pro FPGA

This device, Xilinx XC2VP70, is responsible for the provision of the SHBs, RSLs, ComPorts and the global bus. On power-up, this device is un-configured (SRAM based FPGA technology). During the DSP boot process, the FPGA is configured for normal operation.

Note that the ComPorts and global bus interfaces provided by the FPGA are NOT 5V tolerant and can thus not be interfaced with older systems using the 'C40 based modules and TIM carriers.

All of the external interfaces provided by the FPGA are fully described in the [SMT6400 help file](#).

The Sundance High-speed BUS (SHB) specification can be found [here](#).

The SDL specification can be found [here](#).

The RSL specification (Xilinx Rocket IO) can be found [here](#).

The FPGA configuration is done in two steps:

First asserting the prog line clears the FPGA configuration. This is simply done by an access in EMIF_B CE2.

Then after the FPGA configuration has cleared the FPGA configuration is programmed serially by writing the data from the flash in EMIF_B CE3.

At the end of the programming a register is polled to wait until the FPGA is configured and proceed with the application loading process.

External Clock

An external clock input is provided to the FPGA. This signal is directly connected to the secondary TIM connector user defined pin 12.

Version control

Version number for FPGA firmware and boot code is stored in the Flash ROM during programming as zero-terminated ASCII strings. These are displayed when using the SMT6001 utility.

Reprogramming the firmware and boot code

The reprogramming of the module is done using the SMT6001.

It contains the latest boot code and FPGA firmware for it and allows storing a user application in it.

FPGA resources

Interrupts

See [SMT6400 help file](#).

DDR SDRAM

The FPGA is directly connected to a 256MB memory bank. This interfaces via a 64-bit data bus.

Full details on the DDR memory interface can be viewed on the [Xilinx web site](#); and an application note can be downloaded from [here](#);

SDB

The SMT395Q provides two SHB which are 32-bit SDB.

They are numbered SDB_0 for SHB_A, SDB_1 for SHB_B.

See [SMT6400 help file](#).

SDB Clock selection

The SDB clock selection is not implemented. The clock is running at the EMIF speed i.e. 120MHz.

RSL

The standard RSL speed is 2.5Gbps.

A -6 speed grade FPGA is required for speeds above 2Gbps.

The SMT395Q module includes a 125MHz differential oscillator (EG-2121CA LV-PECL) for the 2.5Gbps speed.

Global bus


The SMT395Q provides one global bus interface.

See [SMT6400 help file](#).

ComPorts

The SMT395Q provides 4 ComPorts. They are ComPorts 0, 1, 3 and 4.

The ComPorts architecture is:



See [SMT6400 help file](#).

CONFIG & NMI

See [SMT6400 help file](#).

Timer

See [SMT6400 help file](#).

IIOF interrupt

The firmware can generate pulses on the external interrupt lines of the TIM.

See [SMT6400 help file](#).

LED


The SMT395Q has 14 LEDs.

The LED adjacent to the FPGA always displays the state of the FPGA DONE pin. This LED is off when the FPGA is configured (DONE=1) and on when it is not configured (DONE=0).

This LED should go on when the board is first powered up and go off when the FPGA has been successfully programmed (this is the standard operation of the boot code resident in the flash memory device). If the LED does not light at power-on, check that you have the mounting pillars and screws fitted properly. If it stays on, the DSP is not booting correctly, or is set to boot in a non-standard way.

Two of the LEDs can be controlled with the LED register.

Writing 1 will illuminate the LED; writing 0 will turn it off.

LED Register

Sixteen other LEDs are connected to the DSP's GPIO pins 12-15 (4 per DSP).


TTL

The SMT395Q has 4 LVTTTL (3.3V only) signals available on connector JP2.

TTL0 and TTL1 have been mapped in the LED register and TTL2 and TTL3 are left unconnected for future use.

System Control

Control of the system is provided via a TI MPS430 micro-controller. This is run at 8MHz, and provides several dozen user-defined pins. These are connected as shown below.



Starting at the top, the MPS430 is connected via an I²C serial bus to a DS1805 programmable potentiometer. This pot is inserted into the DC-DC converter feedback, and thus can be used to adjust the DC-DC's output. The output is pre-set to 1.25V on power-up. The minimum value is 0.9V, and the maximum is above the Texas Instruments recommended voltage. Exceeding the absolute maximum voltage will cause damage to the DSPs.

Also connected to the I²C bus is a DS1085L programmable oscillator. This enables a wide range of frequencies to be generated for the DSP core clock input. This is a build option, normally a fixed oscillator is provided.

The four DSPs share two oscillators for the EMIF bus speed. EMIF_B is run at 50MHz, whereas EMIF_A is run at 120MHz. The MPS430 is able to hold the DSPs in a reset state, and then it can change the CLKMODE (PLL multiplier), and EMIF bus speed options (via pins BEA17-14).

The assertion of the FPGA's PROGRAM pin (clears the configuration) is under control of both the MPS430 and the DSP (connected to BCE2). The MPS430 will assert this pin if it detects that the FPGA's core temperature has risen to an unacceptable level.

There is an 8-wire interface between the MPS430 and the FPGA. The signal functionality is shown here;

Signal	Function
F0	Data 0
F1	Data 1
F2	Data 2
F3	Data 3
F4	RD strobe
F5	WR strobe
F6	Reset
F7	Int

Power and temperature measurements are passed over this bus and into the FPGA. The following table shows the values and register locations:

Location	Value
00-03	Gen. Purpose 1
04-07	Gen. Purpose 2
08-0B	DSP_A 3.3V
0C-0F	DSP_A core
10-13	DSP_B 3.3V
14-17	DSP_B core
18-1B	DSP_C 3.3V
1C-1F	DSP_C core
20-23	DSP_D 3.3V
24-27	DSP_D core
28-2B	DDR high
2C-2F	DDR low
30-33	FPGA high
34-37	FPGA low
38-3B	DSP core PSU
3C-3F	FPGA temp

These registers can be read from the BOARD_PARAMS offset in the FPGA.

DSP_n 3.3V is a value that equates to the corresponding voltage using this equation;

$$V = (\text{DSP_n3.3V} / 4096) * 3.3$$

DSP_n core is a value that equates to the corresponding voltage using this equation;

$$V = (\text{DSP_n core} / 4096) * 2.5$$

The DDR, FPGA, and DSP core PSU voltages are also referenced to a fraction of 2.5V.

i.e.

$$V = (\text{value} / 4096) * 2.5$$

The DSP_n 3.3V supply is passed through a 0.150 Ohm resistor.

The DSP_n core supply is passed through a 0.056 Ohm resistor.

Knowing the voltage drop across these resistors, the current (and hence the power) can be calculated.

Board Operating Parameters

Various board operating parameters can be set using the following registers:

Location	Value (hex)
00-03	~Gen. Purpose 1
04-07	~Gen. Purpose 2
08-0B	Rsvd
0C-0F	Rsvd
10-13	OS
14-17	DAC
18-1B	MUX
1C-1F	Rsvd
20-23	Core vltg
24-27	~Core vltg
28-2B	Core PLL mult.
2C-2F	EMIF_A speed
30-33	EMIF_B speed
34-37	Rsvd
38-3B	Rsvd
3C-3F	Rsvd

Once the register values have been written (all registers must contain valid data), then the BOARD_PARAM_UPDATE register is written to. This will indicate to the MSP430 that new parameters are available to read, and that it should alter the necessary hardware controls.

The OS, DAC and MUX values are written directly into the DS1085L registers (programmable clock generator). Reference to the Maxim [datasheet](#) is recommended.

The Core vltg value is written directly into the DS1805E device (programmable pot controlling the DSP core voltage). A value of 126 (dec) will produce a core voltage of 1.2V. The power-on value provides a core voltage of 0.9V (until the micro-controller finishes its power-on sequence, when the voltage will be set to 1.25V). **Values greater than 126 will produce a voltage in excess of the TI recommended absolute maximum, and should therefore be avoided.** The ~Core vltg value is the complement of Core vltg. If ~Core vltg is not the complement of Core vltg, then no core voltage setting will take place.


The maximum core voltage value is stored in non-volatile memory and cannot be erased.

The Gen. Purpose registers are read by the MPS430. When the MPS430 reads these registers, it checks to see if they contain the values 0x0055 and 0x00AA. The MPS430 uses this as a check to see if the FPGA has been configured and thus can determine the validity of the other read data.

A MAX1617 temperature sensor is connected to the MPS430 to enable it to monitor the FPGA's core temperature.

Power Measurement

Several of the major power supplies can be measured using an 8 channel ADC which is part of a micro-controller. The schematic is shown below.



Series resistors are fitted inline with the output of the power supplies (DSP core and SDRAM) to be measured. The value of these is chosen so that the voltage drop will not exceed 5% under maximum load.

The other two power supplies (DDR and FPGA core) have series resistors, but the output from the resistor is fed back to the power supply. This ensures that the device always receives the correct voltage. The voltage on the power supply side of the resistor will therefore be higher.

The ADC within the MSP430 allows for several different voltage references (internal and external). It is a 12 bit converter, so can produce 4096 codes over the input voltage range Vref- to Vref+.

The table below shows the ADC parameters. '#' refers to the number of different ADC codes produced over the series resistor voltage drop range.

Device	Voltage	Current	Resistor voltage drop	Vref+	Vref-	#
SDRAM & DSP I/O	3.3	1.00	0.165 (5% of 3.3)	3.3	0	205
FPGA core	1.5	10.00	0.1*	2.5	0	164
DDR	2.5	1.00	0.1*	2.5	0	124
DSP core	1.2	1.00	0.060 (5% of 1.2)	2.5	0	164

*Voltage drop is set and then the resistor value calculated.

E.g. For FPGA, set voltage drop to 0.1V, then $R = 0.1/10 = 10\text{mOhms}$. Larger voltage drops may be possible which would increase #.

The micro-controller (MPS430F148) continuously monitors all parameters. All voltage measurements (and the FPGA core temperature) are via the 4-bit data bus to the FPGA.

A pre-set maximum FPGA core temperature is programmed into the micro-controller. If this temperature is exceeded, then the micro-controller will force the FPGA into an un-configured and non-operational state.

For greater power measurement accuracy, the voltages across the series resistors can be monitored using an external volt-meter.

Alternatively, the resistors could be removed and ammeters inserted for direct current measurement. It is suggested that this is NOT undertaken, as failure to ensure all power supplies are within tolerances (i.e. If an ammeter is not in circuit when power is applied), may result in device damage.

Code Composer Studio

This module is fully compatible with the Code Composer Studio (CCS) debug environment (version 2.21 or later). This extends to both the software and JTAG debugging hardware.

The name of the C64xx CCS device driver is `tixds64xx_11.dvr`, and should be obtained from Texas Instruments. In case of difficulty please contact the [Sundance Technical Support Team](#).

3L Diamond Issues

The SMT395Q is essentially the same as the SMT395. A new processor type `SMT395_NOEX` is therefore defined, and an SMT395Q configuration would look like:

```
PROCESSOR DSP1A SMT395Q_VP70
PROCESSOR DSP1B SMT395Q_VP70
PROCESSOR DSP1C SMT395Q_VP70
PROCESSOR DSP1D SMT395Q_VP70
WIRE ? DSP1A[1] DSP1B[4]
WIRE ? DSP1A[4] DSP1C[1]
WIRE ? DSP1A[0] DSP1D[3]
WIRE ? DSP1B[3] DSP1C[0]
WIRE ? DSP1B[4] DSP1D[1]
WIRE ? DSP1C[3] DSP1D[0]
```

Operating Conditions

Safety

The module presents no hazard to the user.

EMC

The module is designed to operate within an enclosed host system that provides adequate EMC shielding. Operation within the EU EMC guidelines is only guaranteed when the module is installed within an appropriate host system.

The module is protected from damage by fast voltage transients introduced along output cables from outside the host system.

Short-circuiting any output to ground does not cause the host PC system to lock up or reboot.

General Requirements

The module must be fixed to a TIM40-compliant carrier board.

The SMT395Q TIM is in a range of modules that must be supplied with a 3.3V power source. In addition to the 5V supply specified in the TIM specification, these new generation modules require an additional 3.3V supply to be presented on the two diagonally-opposite TIM mounting holes. The lack of this 3.3V power supply should not damage the module, although it will obviously be inoperable; prolonged operation under these circumstances is not recommended.

The SMT395 is compatible with all Sundance TIM carrier boards. It is a 5V tolerant module, and as such, it may be used in mixed systems with older TIM modules, carrier boards and I/O modules.

Use of the TIM on SMT327 (cPCI) motherboards may require a firmware upgrade. If the top right LED on the SMT395 remains illuminated once the TIM is plugged in and powered up, the SMT327 needs the upgrade. The latest firmware is supplied with all new boards shipped. Please contact Sundance directly if you have an older board and need the upgrade.


The external ambient temperature must remain between 0°C and 40°C, and the relative humidity must not exceed 95% (non-condensing).

Power Consumption


The power consumption of this TIM is dependent on the operating conditions in terms of core activity and I/O activity. The maximum power consumption is 10W.

PCB description

Component Side




Solder Side



Power Connector

The external power connector EXTPWR is described below:



Pin_1	+5V VCC
Pin_2	GND
Pin_3	GND
Pin_4	Not connected

Jumpers/Links

JP3 – Prog Sel.

The position of this jumper determines the way the FPGA's PROG pin is controlled.

With the jumper to the right (towards pin 1, factory default), the PROG pin can be asserted by either DSP_A or the micro-controller (over temperature condition).

With the jumper to the left, the PROG pin will be asserted low continuously. This can be useful if a non-functioning bitstream has been loaded which could potentially prevent re-programming of either the FPGA or flash memory.

With the jumper removed, the PROG pin cannot be asserted, and thus the FPGA can be configured only once (until power cycled). This is strongly advised against as the over-temperature control is also bypassed.

[Note that future versions of this module will allow the over-temperature condition to assert PROG regardless of the jumper setting]

JP1 – FPGA JTAG

This table shows the pin-out and organisation of the FPGA's JTAG header.

Signal	Pin	Pin	Signal
GND	6	3	TCK
TDO	5	2	TMS
TDI	4	1	Vcc

Connect this header to a Xilinx Parallel Cable IV, for directly loading custom bitstream.

JP2- TTL I/O

This table shows the pin-out and organisation of the TTL I/O header.

Signal	Pin	Pin	Signal
GND	6	3	TTL1
TTL3	5	2	TTL0
TTL2	4	1	3.3V

These pins are directly connected to the FPGA and can be used as either input or output of LVTTTL (3.3V) signals. This is useful for test/probe points.

SHB pin-out

Pin		Signal	Pin		Signal	Pin		Signal
1		CLK0	21		D19	41		D39
2		D0	22		D20/ WEN1	42		D40
3		D1	23		D21/ REQ1	43		D41
4		D2	24		D22/ ACK1	44		D42
5		D3	25		D23/ CLK2	45		D43
6		D4	26		D24	46		D44/ WEN3
7		D5	27		D25	47		D45 REQ23
8		D6	28		D26	48		D46/ ACQ3
9		D7	29		D27	49		D47/ CLK3
10		D8/ WEN0	30		D28	50		D48
11		D9/ REQ0	31		D29	51		D49
12		D10/ ACK0	32		D30	52		D50
13		D11/CLK1	33		D31	53		D51
14		D12	34		D32/WEN2	54		D52
15		D13	35		D33/REQ2	55		D53
16		D14	36		D34/ ACK2	56		D54
17		D15	37		D35/ CLK3	57		D55
18		D16	38		D36	58		D56/ WEN4
19		D17	39		D37	59		D57/ REQ4
20		D18	40		D38	60		D58/ ACK4

RSL pin-out

The RSL pinout (Xilinx Rocket IO) can be found in this [specification](#).

The board has 4 RSL pairs per connectors (8 Links).

Virtex Memory Map

See general firmware description.

The memory mapping is as follows:

```
#define CP0                (volatile unsigned int *)0xB0000000
#define CP1                (volatile unsigned int *)0xB0008000
#define CP2                (volatile unsigned int *)0xB0010000
#define CP3                (volatile unsigned int *)0xB0018000
#define CP4                (volatile unsigned int *)0xB0020000
#define CP5                (volatile unsigned int *)0xB0028000
#define CP0_STAT          (volatile unsigned int *)0xB0004000
#define CP1_STAT          (volatile unsigned int *)0xB000C000
#define CP2_STAT          (volatile unsigned int *)0xB0014000
#define CP3_STAT          (volatile unsigned int *)0xB001C000
#define CP4_STAT          (volatile unsigned int *)0xB0024000
#define CP5_STAT          (volatile unsigned int *)0xB002C000
#define GB_STAT           (volatile unsigned int *)0xB0034000
#define SDB_STAT         (volatile unsigned int *)0xB0038000
#define STAT              (volatile unsigned int *)0xB003C000
#define SDBA              (volatile unsigned int *)0xB0040000
#define SDBB              (volatile unsigned int *)0xB0050000
#define SDBC              (volatile unsigned int *)0xB0060000
#define SDBD              (volatile unsigned int *)0xB0070000
#define SDBA_STAT        (volatile unsigned int *)0xB0048000
#define SDBB_STAT        (volatile unsigned int *)0xB0058000
#define SDBA_INPUTFLAG   (volatile unsigned int *)0xB0044000
#define SDBB_INPUTFLAG   (volatile unsigned int *)0xB0054000
#define SDBA_OUTPUTFLAG  (volatile unsigned int *)0xB004C000
#define SDBB_OUTPUTFLAG  (volatile unsigned int *)0xB005C000
#define GLOBAL_BUS       (volatile unsigned int *)0xB00A0000
#define GLOBAL_BUS_CTRL  (volatile unsigned int *)0xB0080000
#define GLOBAL_BUS_START (volatile unsigned int *)0xB0088000
#define GLOBAL_BUS_LENGTH (volatile unsigned int *)0xB0090000
#define TCLK              (volatile unsigned int *)0xB00C0000
#define TIMCONFIG         (volatile unsigned int *)0xB00C8000
#define LED               (volatile unsigned int *)0xB00D0000
#define INTCTRL4         (volatile unsigned int *)0xB00E0000
```

```
#define INTCTRL4_EXT      (volatile unsigned int *)0xB00E4000
#define INTCTRL5          (volatile unsigned int *)0xB00E8000
#define INTCTRL5_EXT     (volatile unsigned int *)0xB00EC000
#define INTCTRL6          (volatile unsigned int *)0xB00F0000
#define INTCTRL6_EXT     (volatile unsigned int *)0xB00F4000
#define INTCTRL7          (volatile unsigned int *)0xB00F8000
#define INTCTRL7_EXT     (volatile unsigned int *)0xB00FC000

#define BOARD_PARAMS      (volatile unsigned int *)0xB0??????
#define BOARD_PARAM_UPDATE (volatile unsigned int *)0xB0??????
```

FPGA Pinout

Available in Xilinx User Constraint file.

Or, see the board schematics.

Bibliography

1. [Peripherals Reference Guide](#) (literature number SPRU190)
It describes common peripherals available on the TMS320C6x digital signal processors. This book includes information on the internal data and program memories, the external memory interface (EMIF), the host port, multichannel-buffered serial ports, direct memory access (DMA), clocking and phase-locked loop (PLL), and the power-down modes.
2. [TIM-40 MODULE SPECIFICATION](#) Including TMS320C44 Addendum
3. [SDB Technical Specification](#)
4. [SHB Technical Specification](#)
5. [RSL Technical Specification](#)
6. [TMS320C4x User's Guide](#) (literature number SPRU063)
It describes the C4x 32-bit floating-point processor, developed for digital signal processing as well as parallel processing applications. Covered are its architecture, internal register structure, instruction set, pipeline, specifications, and operation of its six DMA channels and ComPorts. Software and hardware applications are included.
7. [Xilinx Virtex-II Pro data resources](#)
8. [SMT6400 help file](#)
9. [SMT6500 help file](#)
10. [Sundance help file](#)

INDEX

<p style="text-align: center;">3</p> <p>3L Diamond, 22</p>	<p style="text-align: center;">L</p> <p>LEDs, 15 FPGA DONE pin, 15 LED register, 15</p>
<p style="text-align: center;">A</p> <p>Architecture Description, 8</p>	<p style="text-align: center;">M</p> <p>memory space, 10</p>
<p style="text-align: center;">B</p> <p>Bibliography, 30 Block Diagram, 7 Board not working LED illuminated, 15 <i>Boot Mode</i>, 9 bootstrap program, 9</p>	<p style="text-align: center;">N</p> <p>NMI, 15 Notational Conventions, 5</p>
<p style="text-align: center;">C</p> <p>carrier boards, 23 Code Composer, 22 ComPorts, 14 ComPorts architecture, 14 Contacting Sundance, 4</p>	<p style="text-align: center;">O</p> <p>Operating Conditions, 23 Outlines, 6</p>
<p style="text-align: center;">D</p> <p>DDR SDRAM, 13</p>	<p style="text-align: center;">P</p> <p>PCB description, 24 Power 3.3V, 23 power consumption, 23</p>
<p style="text-align: center;">E</p> <p><i>EMIF Registers</i>, 10 External clock, 12</p>	<p style="text-align: center;">R</p> <p>Register descriptions, 5 Reprogramming, 12 RSL, 13 Pinout, 27</p>
<p style="text-align: center;">F</p> <p>field values after reset, 5 Flash, 11 Flash paging, 11 FPGA, 12 configuration, 9 FPGA firmware, 12 FPGA Pinout, 29</p>	<p style="text-align: center;">S</p> <p>SDB, 13 clock speed, 13 SDRAM, 11 System Control, 16</p>
<p style="text-align: center;">G</p> <p>Global bus, 13</p>	<p style="text-align: center;">T</p> <p>Timer, 15 TMS320C6416T, 8 TTL, 15</p>
<p style="text-align: center;">I</p> <p>Interrupt lines, 13</p>	<p style="text-align: center;">V</p> <p>Version control, 12 Virtex memory map, 28</p>
<p style="text-align: center;">J</p> <p>Jumpers, 26</p>	